Workshop on Essential Abstractions in GCC

Machine Descriptions and Retargetability

GCC Resource Center
(www.cse.iitb.ac.in/grc)

Department of Computer Science and Engineering,
Indian Institute of Technology, Bombay

July 2009

Outline

- Influences on GCC Machine Descriptions
- Organization of GCC Machine Descriptions
- Machine description constructs
- The essence of retargetability in GCC
- Systematic construction of machine descriptions

Part 1

Influences on Machine Descriptions

Examples of Influences on the Machine Descriptions



July 09 Machine Descriptions and Retargetability: Influences on Machine Descriptions 2/1

Examples of Influences on the Machine Descriptions

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

HLL Influences on Machine Description



July 09 Machine Descriptions and Retargetability: Influences on Machine Descriptions 3/1

HLL Influences on Machine Description

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

GCC Architecture Influence on MD

- Standard pattern names with predefined semantics are used in MD
- New Standard Pattern Names may be introduced
  (eg. `cbranch` didn't exist in earlier version)
- A new MD constructs may be introduced
  (e.g. `define_predicate` didn't exist in earlier versions)
- Macros to be added, removed, or changed in future!

July 09 Machine Descriptions and Retargetability: Influences on Machine Descriptions 4/1

GCC Architecture Influence on MD

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

Target Influences on MD

NOTE: Target System = Target ISA + Target System Software

Illustration of ISA Influence



July 09 Machine Descriptions and Retargetability: Influences on Machine Descriptions 5/1

Target Influences on MD

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

System Influences



July 09 Machine Descriptions and Retargetability: Influences on Machine Descriptions 6/1

System Influences

Notes

Part 2

Organization of GCC MD

GCC Machine Descriptions

- Processor instructions useful to GCC
- Processor characteristics useful to GCC
- Target ASM syntax
- Target specific optimizations as IR-RTL → IR-RTL transformations
  (GCC code performs the transformation computations,
  MD supplies their *target patterns*)
  - Peephole optimizations
  - Transformations for enabling scheduling

July 09 Machine Descriptions and Retargetability: Organization of GCC MD 7/1

GCC Machine Descriptions

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

Syntactic Entities in GCC MD

- Necessary Specifications
  - Processor instructions useful to GCC
    - One Gimple → One IR-RTL — `define_insn`
    - One Gimple → More than one IR-RTL — `define_expand`
  - Processor characteristics useful to GCC — `define_cpu_unit`
  - Target ASM syntax — part of `define_insn`
  - IR-RTL → IR-RTL transformations — `define_split`
  - Target Specific Optimizations — `define_peephole2`
- Programming Conveniences
  (eg. `define_insn_and_split`, `define_constants`, `define_cond_exec`, `define_automaton`)

July 09 Machine Descriptions and Retargetability: Organization of GCC MD 8/1

Syntactic Entities in GCC MD

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

File Organization of GCC MD

The GCC MD comprises of

- <target>.h: A set of C macros that describe
  - HLL properties: e.g. INT_TYPE_SIZE to h/w bits
  - Activation record structure
  - Target Register (sub)sets, and characteristics (lists of read-only regs, dedicated regs, etc.)
  - System Software details: formats of assembler, executable etc.
- <target>.md: Target instructions described using MD constructs.

<target>.md: Target instructions described using MD constructs.
(Our main interest!)

- <target>.c: Optional, but usually required.
  C functions that implement target specific code
  (e.g. target specific activation layout).

July 09 Machine Descriptions and Retargetability: Organization of GCC MD 9/1

File Organization of GCC MD

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

Part 3

Essential Constructs in Machine Descriptions

The GCC Phase Sequence



The GCC Phase Sequence

Notes

The GCC Phase Sequence

Observe that

- RTL is a target specific IR
- GIMPLE → non strict RTL → strict RTL.
- SPN: "(Semantic) Glue" between GIMPLE and RTL
  - operator match + coarse operand match, and
  - refine the operand match
- Finally: Strict RTL ⇔ Unique target ASM string

Consider generating RTL expressions of GIMPLE nodes

- Two constructs available: `define_insn` and `define_expand`

The GCC Phase Sequence

Notes

Running Example

Consider a *data move* operation

- reads data from source location, and
- writes it to the destination location.
- GIMPLE node: `GIMPLE_MODIFY_STMT`
- SPN: "`movsi`"

Some possible combinations are:

- Reg ← Reg : Register move
- Reg ← Mem : Load
- Reg ← Const : Load immediate
- Mem ← Reg : Store
- Mem ← Mem : Illegal instruction

Running Example

Notes

Specifying Target Instruction Semantics

Define instruction pattern

Standard Pattern Name

```
(define_insn
   "movsi"
    (set
      (match_operand 0 "register_operand" "r")
      (match_operand 1 "const_int_operand" "k")
      )
   "" /*  C boolean expression, if required */
   "li %0, %1"
)
```

RTL Expression (RTX):
Semantics of target instruction

target asm inst. =
Concrete syntax for RTX

Specifying Target Instruction Semantics

Notes

Specifying Target Instruction Semantics



Specifying Target Instruction Semantics

Notes

Instruction Specification and Translation



Instruction Specification and Translation

Notes

General Move Instruction

```
(define_insn "maybe_spn_like_movsi"
    (set  (match_operand 0 "general_operand" "")
          (match_operand 1 "general_operand" ""))
    ""
    "mov  %0, %1"
)
```

- This `define_insn` can generate data movement patterns of all combinations
- Even Mem → Mem is possible.
- We need a mechanism to generate more restricted data movement RTX instances!

General Move Instruction

Notes

The `define_expand` Construct

```
(define_expand "movsi"
  [(set (match_operand:SI 0 "nonimmediate_operand" "")
        (match_operand:SI 1 "general_operand" "")
    )]
  ""
  {
    if (GET_CODE (operands[0]) == MEM &&
        GET_CODE (operands[1]) != REG)
      if (can_create_pseudo_p())
          operands[1] = force_reg (SImode, operands[1]);
  }
)
```

The `define_expand` Construct

Notes

Relationship Between <target>.md, <target>.c, and <target>.h Files

Example:

- Register class constraints are used in <target>.md file
- Register class is defined in <target>.h file
- Checks for register class are implemented in <target>.c file

July 09 Machine Descriptions and Retargetability: Essential Constructs in Machine Descriptions 17/1

Relationship Between <target>.md, <target>.c, and <target>.h Files

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

July 09 Machine Descriptions and Retargetability: Essential Constructs in Machine Descriptions 18/1

Register Class Constraints in <target>.md File

```
;; Here z is the constraint character defined in
;; REG_CLASS_FROM_LETTER_P
;; The register $zero is used here.
(define_insn "IITB_move_zero"
   [(set
      (match_operand:SI 0 "nonimmediate_operand" "=r,m")
      (match_operand:SI 1 "zero_register_operand" "z,z")
    )]
   ""
   "@
   move \t%0,%1
   sw \t%1, %m0"
)
```

The Register Class letter code

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

July 09 Machine Descriptions and Retargetability: Essential Constructs in Machine Descriptions 18/1

Register Class Constraints in <target>.md File

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

Register Class specification in <target>.h File

```
/* From spim.h */
#define REG_CLASS_FROM_LETTER_P                    \
   reg_class_from_letter
enum reg_class                                     \
{                                                  \
        NO_REGS,              ZERO_REGS ,          \
        CALLER_SAVED_REGS,    CALLEE_SAVED_REGS,   \
        BASE_REGS,            GENERAL_REGS,        \
        ALL_REGS,             LIM_REG_CLASSES      \
};

#define REG_CLASS_CONTENTS                         \
{0x00000000,  0x00000001 , 0x0200ff00, 0x00ff0000,
  0xf2fffffc, 0xfffffffe, 0xffffffff}
```

The Register Classes

The Register Class Enumeration

July 09 Machine Descriptions and Retargetability: Essential Constructs in Machine Descriptions 19/1

Register Class specification in <target>.h File

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

The <target>.c File

```
enum reg_class
reg_class_from_letter (char ch)
{
   switch(ch)
   {
   case 'b':return BASE_REGS;
   case 'x':return CALLEE_SAVED_REGS;
   case 'y':return CALLER_SAVED_REGS;
   case 'z':return ZERO_REGS;
   }
   return NO_REGS;
}
```

Get the enumeration from the Register class letter

July 09 Machine Descriptions and Retargetability: Essential Constructs in Machine Descriptions 20/1

The <target>.c File

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

Part 5

Other Constructs in Machine Descriptions

Defining Attributes

- Classifications are need based
- Useful to GCC phases – e.g. pipelining

Property: Pipelining
Need: To classify target instructions
Construct: `define_attr`

```
;; Instruction type.
(define_attr "type"
  "other,multi, alu,alu1,negnot,    ...    str ,cld, ..."
  (const_string "other"))
```

Fields:
Attribute name, all possible values, one of the possible values, default.

July 09 Machine Descriptions and Retargetability: Other Constructs in Machine Descriptions 21/1

Defining Attributes

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

Specifying Instruction Attributes

- Optional field of a `define_insn`
- For an i386, we choose to mark string instructions with the attribute value `str`

```
(define_insn "*strmovdi_rex_1"
  [(set (mem:DI (match_operand:DI 2 ...)]
  "TARGET_64BIT && (TARGET_SINGLE_ ...)"
  "movsq"
  [ (set_attr "type" "str")
    ...
    (set_attr "memory" "both")])
```

NOTE
An instruction may have more than one attribute!

July 09 Machine Descriptions and Retargetability: Other Constructs in Machine Descriptions 22/1

Specifying Instruction Attributes

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

Using Attributes

```
(define_insn_reservation "pent_str" 12
  (and (eq_attr "cpu" "pentium")
       (eq_attr "type" "str") )
  "pentium-np*12")
```

Pipeline specification requires the CPU type to be “pentium” and the instruction type to be “str”

July 09 Machine Descriptions and Retargetability: Other Constructs in Machine Descriptions 23/1

Using Attributes

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

Some Other RTL Constructs

- `define_split`: Split complex insn into simpler ones
  e.g. for better use of delay slots
- `define_insn_and_split`: A combination of `define_insn` and `define_split`
  Used when the split pattern matches and insn exactly.
- `define_peephole`: (Old) Peephole optimization over insns that substitutes target ASM text.
- `define_peephole2`: (New) Peephole optimization over insns that substitutes insns. Run after register allocation, and before scheduling.
- `define_constants`: Use literal constants in rest of the MD.

July 09 Machine Descriptions and Retargetability: Other Constructs in Machine Descriptions 24/1

Some Other RTL Constructs

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

Part 7

The Essence of Retargetability

Instruction Specification and Translation: A Recap



Notes

July 09 Machine Descriptions and Retargetability: The Essence of Retargetability 25/1

Instruction Specification and Translation: A Recap

Notes

Translation Sequence in GCC

```
(define_insn
   "movsi"
    (set
      (match_operand 0 "register_operand" "r")
      (match_operand 1 "const_int_operand" "k")
      )
   "" /*  C boolean expression, if required */
   "li %0, %1"
)
```

Development

```
D.1283 = 10;  ⇒  (set
                    (reg:SI 58 [D.1283])
                    (const_int 10:  [0xa])
                 )  ⇒  li $t0, 10
```

Use

Notes

July 09 Machine Descriptions and Retargetability: The Essence of Retargetability 26/1

Translation Sequence in GCC

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

The Essence of Retargetability

When are the machine descriptions read?

- During the build process
- When a program is compiled by gcc the information gleaned from machine descriptions is consulted

July 09 Machine Descriptions and Retargetability: The Essence of Retargetability 27/1

The Essence of Retargetability

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

Retargetability Mechanism of GCC



July 09 Machine Descriptions and Retargetability: The Essence of Retargetability 28/1

Retargetability Mechanism of GCC

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

Part 8

Systematic Construction of Machine Descriptions

In Search of Modularity in Retargetable Compilation



July 09 Machine Descriptions and Retargetability: Systematic Construction of Machine Descriptions 29/1

In Search of Modularity in Retargetable Compilation

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

In Search of Modularity in Retargetable Compilation



July 09 Machine Descriptions and Retargetability: Systematic Construction of Machine Descriptions 30/1

In Search of Modularity in Retargetable Compilation

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

July 09 Machine Descriptions and Retargetability: Systematic Construction of Machine Descriptions 31/1

In Search of Modularity in Retargetable Compilation



Essential Abstrations in GCC GCC Resource Center, IIT Bombay

July 09 Machine Descriptions and Retargetability: Systematic Construction of Machine Descriptions 31/1

In Search of Modularity in Retargetable Compilation

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

In Search of Modularity in Retargetable Compilation



July 09 Machine Descriptions and Retargetability: Systematic Construction of Machine Descriptions 32/1

In Search of Modularity in Retargetable Compilation

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

Systematic Development of Machine Descriptions



July 09 Machine Descriptions and Retargetability: Systematic Construction of Machine Descriptions 33/1

Systematic Development of Machine Descriptions

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

Systematic Development of Machine Descriptions

- Define different levels of source language
- Identify the minimal information required in the machine description to support each level
  - Successful compilation of any program, and
  - correct execution of the generated assembly program.
- Interesting observations
  - It is the increment in the source language which results in understandable increments in machine descriptions rather than the increment in the target architecture.
  - If the levels are identified properly, the increments in machine descriptions are monotonic.

July 09 Machine Descriptions and Retargetability: Systematic Construction of Machine Descriptions 34/1

Systematic Development of Machine Descriptions

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay

Part 10

Summary

Summary

- GCC achieves retargetability by reading the machine descriptions and generating a back end customised to the machine descriptions
- Machine descriptions are influenced by:
  The HLLs, GCC architecture, and properties of target, host and build systems
- Writing machine descriptions requires:
  specifying the C macros, target instructions and any required support functions
- `define_insn` and `define_expand` are used to convert a GIMPLE representation to RTL
- GCC machine descriptions can be constructed in a systematic manner

July 09 Machine Descriptions and Retargetability: Summary 35/1

Summary

Notes

Essential Abstrations in GCC GCC Resource Center, IIT Bombay