# Workshop on Essential Abstractions in GCC

# Incremental Machine Descriptions for Spim: Levels 2, 3, and 4

GCC Resource Center (www.cse.iitb.ac.in/grc)

Department of Computer Science and Engineering, Indian Institute of Technology, Bombay



July 2010

July 2010 Spim MD Levels 2,3,4: Outline 1/24

#### Outline

- Constructs supported in level 2
- Constructs supported in level 3
- Constructs supported in level 4

**Essential Abstractions in GCC** 



Part 1

Constructs Supported in Level 2

# **Arithmetic Operations Required in Level 2**

Operation	Primitive Variants	Implementation	Remark
	Variants		
$Dest \leftarrow Src_1 - Src_2$	$R_i \leftarrow R_j - R_k$	sub ri, rj, rk	
$Dest \leftarrow -Src$	$R_i \leftarrow -R_j$	neg ri, rj	
$Dest \leftarrow Src_1/Src_2$	$R_i \leftarrow R_j/R_k$	div rj, rk	level 2
		mflo ri	
$Dest \leftarrow Src_1\%Src_2$	$R_i \leftarrow R_j \% R_k$	rem ri, rj, rk	
$Dest \leftarrow Src_1 * Src_2$	$R_i \leftarrow R_j * R_k$	mul ri, rj, rk	



**Essential Abstractions in GCC** 

GCC Resource Center, IIT Bombay

3/24

July 2010

Spim MD Levels 2,3,4: Constructs Supported in Level 2

3/

# Bitwise Operations Required in Level 2

Operation	Primitive	Implementation	Remark
	Variants		
$Dest \leftarrow Src_1 \ll Src_2$	$R_i \leftarrow R_j \ll R_k$	sllv ri, rj, rk	
	$R_i \leftarrow R_j \ll C_5$	sll ri, rj, c	
$Dest \leftarrow Src_1 \gg Src_2$	$R_i \leftarrow R_j \gg R_k$	srav ri, rj, rk	
	$R_i \leftarrow R_j \gg C_5$	sra ri, rj, c	
$Dest \leftarrow Src_1 \& Src_2$	$R_i \leftarrow R_j \& R_k$	and ri, rj, rk	
	$R_i \leftarrow R_j \& C$	andi ri, rj, c	level 2
$Dest \leftarrow Src_1 Src_2$	$R_i \leftarrow R_j   R_k$	or ri, rj, rk	
	$R_i \leftarrow R_j   C$	ori ri, rj, c	
$Dest \leftarrow Src_1 \ ^\circ Src_2$	$R_i \leftarrow R_j \hat{R}_k$	xor ri, rj, rk	
	$R_i \leftarrow R_j \hat{C}$	xori ri, rj, c	
$Dest \leftarrow \sim Src$	$R_i \leftarrow \sim R_j$	not ri, rj	



**Arithmetic Operations Required in Level 2** 

Notes

July 2010

**Essential Abstractions in GCC** 

GCC Resource Center, IIT Bombay `

July 2010

Spim MD Levels 2,3,4: Constructs Supported in Level 2

3/24

Bitwise Operations Required in Level 2

Notes

# Divide Operation in spim2.md using define\_insn

- For division, the spim architecture imposes use of multiple asm instructions for single operation.
- Two ASM instructions are emitted using single RTL pattern

```
(define_insn "divsi3"
[(set (match_operand:SI 0 "register_operand" "=r")
       (div:SI (match_operand:SI 1 "register_operand" "r")
                (match_operand:SI 2 "register_operand" "r"))
)]
"div\\t%1, %2\\n\\t<mark>mflo\\t%0</mark>'
```



**Essential Abstractions in GCC** 

July 2010

Spim MD Levels 2,3,4: Constructs Supported in Level 2

5/24

# Advantages/Disadvantages of using define\_insn

- Very simple to add the pattern
- Primitive target feature represented as single insn pattern in .md
- Unnecessary atomic grouping of instructions
- May hamper optimizations in general, and instruction scheduling, in particluar

# Divide Operation in spim2.md using define\_insn

July 2010

**Essential Abstractions in GCC** 

GCC Resource Center, IIT

July 2010

Spim MD Levels 2,3,4: Constructs Supported in Level 2

5/24

Advantages/Disadvantages of using define\_insn





6/24

# Divide Operation in spim2.md using define\_expand

• The RTL pattern can be expanded into two different RTLs.

```
(define_expand "divsi3"
 [(parallel[(set (match_operand:SI 0 "register_operand" "")
       (div:SI (match_operand:SI 1 "register_operand" "")
               (match_operand:SI 2 "register_operand" ""))
  (clobber (reg:SI 26))
  (clobber (reg:SI 27))])]
    emit_insn(gen_IITB_divide(gen_rtx_REG(SImode, 26),
                               operands[1], operands[2]));
   emit_insn(gen_IITB_move_from_lo(operands[0],
                               gen_rtx_REG(SImode, 26)));
    DONE;
 }
```

**Essential Abstractions in GCC** 



July 2010

Spim MD Levels 2,3,4: Constructs Supported in Level 2

7/24

# Divide Operation in spim2.md using define\_expand

• Divide pattern equivalent to div instruction in architecture.

```
(define_insn "IITB_divide"
[(parallel[(set (match_operand:SI 0 "LO_register_operand" "=q")
      (div:SI (match_operand:SI 1 "register_operand" "r")
               (match_operand:SI 2 "register_operand" "r"))
(clobber (reg:SI 27))])]
"div t%1, %2"
```

Divide Operation in spim2.md using define\_expand

July 2010

**Essential Abstractions in GCC** 

July 2010

Spim MD Levels 2,3,4: Constructs Supported in Level 2

7/24

Divide Operation in spim2.md using define\_expand



# Divide Operation in spim2.md using define\_expand

• Moving contents of special purpose register LO to/from general purpose register

```
(define_insn "IITB_move_from_lo"
[(set (match_operand:SI 0 "register_operand" "=r")
      (match_operand:SI 1 "LO_register_operand" "q"))]
 "mflo \\t%0"
(define_insn "IITB_move_to_lo"
[(set (match_operand:SI 0 "LO_register_operand" "=q")
       (match_operand:SI 1 "register_operand" "r"))]
 "mtlo \\t%1"
```

**Essential Abstractions in GCC** 



July 2010

Spim MD Levels 2,3,4: Constructs Supported in Level 2

9/24

# Divide Operation in spim2.md using define\_expand

• Divide pattern equivalent to div instruction in architecture.

```
(define_insn "modsi3"
[(parallel[(set (match_operand:SI 0 "register_operand" "=r")
      (mod:SI (match_operand:SI 1 "register_operand" "r")
               (match_operand:SI 2 "register_operand" "r"))
(clobber (reg:SI 26))
(clobber (reg:SI 27))])]
 "rem \t%0, %1, %2"
```

Divide Operation in spim2.md using define\_expand

July 2010

**Essential Abstractions in GCC** 



July 2010

Spim MD Levels 2,3,4: Constructs Supported in Level 2

9/24

Divide Operation in spim2.md using define\_expand





- Two instructions are seperated out at GIMPLE to RTL conversion phase
- Both instructions can undergo all RTL optimizations independently
- C interface is needed in md
- Compilation becomes slower and requires more space



**Essential Abstractions in GCC** 

July 2010

11/24

# Divide Operation in spim2.md using define\_split

Spim MD Levels 2,3,4: Constructs Supported in Level 2

```
(define_split
 [(parallel [(set (match_operand:SI 0 "register_operand" "")
     (div:SI (match_operand:SI 1 "register_operand" "")
        (match_operand:SI 2 "register_operand" ""))
     (clobber (reg:SI 26))
     (clobber (reg:SI 27))])]
 [(parallel [(set (match_dup 3)
                                          (parallel[
                                           (set (match_operand:SI 0 "L0_register_operand"
     (div:SI (match_dup 1)
                                           (div:SI (match_operand:SI 1 "register_operand" "r
        (match_dup 2)))
                                            (match_operand:SI 2 "register_operand" "r")))
                                           (clobber (reg:SI 27))])]
     (clobber (reg:SI 27))])
     (set (match_dup 0)
                                          (set (match_operand:SI 0 "register_operand" "=r"
                                           (match_operand:SI 1 "LO_register_operand" "q"))]
       (match_dup 3))
          "operands[3]=gen_rtx_REG(SImode,26); "
```



# Advantages / Disadvantages of Using define\_expand for **Division**

July 2010

**Essential Abstractions in GCC** 

GCC Resource Center, IIT

July 2010

Spim MD Levels 2,3,4: Constructs Supported in Level 2

11/24

Divide Operation in spim2.md using define\_split



# Constructs Supported in Level 3

July 2010

Spim MD Levels 2,3,4: Constructs Supported in Level 3

#### 12/24

#### Spim MD Levels 2,3,4: Constructs Supported in Level 3

# 12/24

# Operations Required in Level 3

# **Operations Required in Level 3**

Operation	Primitive Variants	Implementation	Remark
$Dest \leftarrow fun(P_1, \dots, P_n)$	call $L_{fun}, n$	$1 \text{w} \ r_i$ , [SP+c1] $\text{sw} \ r_i$ , [SP] : $1 \text{w} \ r_i$ , [SP+c2] $\text{sw} \ r_i$ , [SP-n*4] jal L	Level 1
		$Dest \leftarrow \$v0$	level 1
$fun(P_1, P_2, \dots, P_n)$	call $L_{fun}, n$	lw $r_i$ , [SP+c1] sw $r_i$ , [SP] : lw $r_i$ , [SP+c2] sw $r_i$ , [SP-n*4]	Level 1
		jal L	New



**Essential Abstractions in GCC** 

### Call Operation in spim3.md

# Call Operation in spim3.md

(define\_insn "call" [(call (match\_operand:SI 0 "memory\_operand" "m") (match\_operand:SI 1 "immediate\_operand" "i")) (clobber (reg:SI 31)) 11 11 return emit\_asm\_call(operands,0);



**Essential Abstractions in GCC** 



July 2010

Spim MD Levels 2,3,4: Constructs Supported in Level 3

14/24

## Call Operation in spim3.md

```
(define_insn "call_value"
 [(set (match_operand:SI 0 "register_operand" "=r")
       (call (match_operand:SI 1 "memory_operand" "m")
             (match_operand:SI 2 "immediate_operand" "i")))
  (clobber (reg:SI 31))
 11 11
 "*
  return emit_asm_call(operands,1);
```

July 2010

**Essential Abstractions in GCC** 

14/24

Spim MD Levels 2,3,4: Constructs Supported in Level 3

Call Operation in spim3.md





# Activation Record Generation during Call

### • Operations performed by caller

- Push parameters on stack.
- ► Load return address in return address register.
- ► Transfer control to Callee.

#### • Operations performed by callee

- Push Return address stored by caller on stack.
- Push caller's Frame Pointer Register.
- ► Push caller's Stack Pointer.
- Save callee saved registers, if used by callee.
- ► Create local variables frame.
- Start callee body execution.

Caller's Activation Record
Parameter n
Parameter n – 1
...
Parameter 1
Return Address
Caller's FPR (Control Link)
Caller's SPR
Callee Saved Registers
Local Variable 1
Local Variable 2
...
Local Variable n



**Essential Abstractions in GCC** 

GCC Resource Center, IIT Bomba

July 2010

Spim MD Levels 2,3,4: Constructs Supported in Level 3

16/24

# Prologue in spim3.md

```
(define_expand "prologue"
  [(clobber (const_int 0))]
""
  {
    spim_prologue();
    DONE;
})
```

Not

**Essential Abstractions in GCC** 

### **Activation Record Generation during Call**

Notes

July 2010

July 2010 Spim MD Levels 2,3,4: Constructs Supported in Level 3

Prologue in spim3.md

16/24



# Epilogue in spim3.md

# **Epilogue in** spim3.md



**Essential Abstractions in GCC** 

GCC Resource Center, IIT Bombay



July 2010



**Essential Abstractions in GCC** 

Part 3

Constructs Supported in Level 4

# **Operations Required in Level 4**

Operation	Primitive	Implementation	Remark
·	Variants	·	
$Src_1 < Src_2$ ?			
goto L : PC	$CC \leftarrow R_i < R_i$		
	CC < 0 ? goto L : PC	blt $r_i, r_j, L$	
$Src_1 > Src_2$ ?			
goto L : PC	$CC \leftarrow R_i > R_j$		
	CC > 0 ? goto L : PC	bgt $r_i, r_j, L$	
$Src_1 \leq Src_2$ ?			
goto L : PC	$CC \leftarrow R_i \leq R_i$		
	$CC \le 0$ ? goto L : PC	ble $r_i, r_j, L$	
$Src_1 \geq Src_2$ ?			
goto L : <i>PC</i>	$CC \leftarrow R_i \geq R_j$		
	$CC \ge 0$ ? goto L : PC	bge $r_i, r_j, L$	



July 2010

GCC Resource Center, IIT Bombay



Spim MD Levels 2,3,4: Constructs Supported in Level 4

19/24

# **Operations Required in Level 4**

Operation	Primitive	Implementation	Remark
	Variants		
$Src_1 == Src_2$ ?			
goto L : PC	$CC \leftarrow R_i == R_j$		
	CC == 0 ? goto L : PC	beq $r_i, r_j, L$	
$Src_1 \neq Src_2$ ?			
goto L : <i>PC</i>	$CC \leftarrow R_i \neq R_j$		
	$CC \neq 0$ ? goto $L : PC$	bne $r_i, r_j, L$	

# Operations Required in Level 4

Notes

July 2010

**Essential Abstractions in GCC** 

GCC Resource Center, IIT Bombay

19/24

**Operations Required in Level 4** 

Spim MD Levels 2,3,4: Constructs Supported in Level 4

Notes





# Conditional Branch Instruction in spim4.md

```
(define insn "cbranchsi4"
    [(set (pc)
        (if_then_else
            (match_operator:SI 0 "comparison_operator"
            [(match_operand:SI 1 "register_operand" "")
            (match_operand:SI 2 "register_operand" "")])
                (label_ref (match_operand 3 "" ""))
            (pc)))]
    11 11
    "*
        return conditional_insn(GET_CODE(operands[0]),operands);
```



**Essential Abstractions in GCC** 

July 2010

July 2010

Spim MD Levels 2,3,4: Constructs Supported in Level 4

21/24

**Support for Branch pattern in spim4.c** 

21/24

Spim MD Levels 2,3,4: Constructs Supported in Level 4

```
char *
conditional_insn (enum rtx_code code,rtx operands[])
{
    switch(code)
    {
         case EQ:return "beq %1, %2, %13";
         case NE:return "bne %1, %2, %13";
         case GE:return "bge %1, %2, %13";
         case GT:return "bgt %1, %2, %13";
         case LT:return "blt %1, %2, %13";
         case LE:return "ble %1, %2, %13";
         case GEU:return "bgeu %1, %2, %13";
         case GTU:return "bgtu %1, %2, %13";
         case LTU:return "bltu %1, %2, %13";
         case LEU:return "bleu %1, %2, %13";
         default: /* Error. Issue ICE */
```



Conditional Branch Instruction in spim4.md

July 2010

**Essential Abstractions in GCC** 

**Support for Branch pattern in spim4.c** 

**Essential Abstractions in GCC** 



# Alternative for Branch: Conditional compare in spim4.md



Essential Abstractions in GCC

July 2010

dee Resource Center, III Bonib



# Spim MD Levels 2,3,4: Constructs Supported in Level 4 Alternative for Branch: Branch pattern in spim4.md



Notes

July 2010

Essential Abstractions in GCC

GCC Resource Center, IIT Bombay

GCC Resource Center, IIT

July 2010

Spim MD Levels 2,3,4: Constructs Supported in Level 4

23/24

Alternative for Branch: Branch pattern in spim4.md

Notes

# Alternative for Branch: Branch pattern in spim4.md

ay ay

**Essential Abstractions in GCC** 

GCC Resource Center, IIT Bombay

Alternative for Branch: Branch pattern in spim4.md

Note

