Workshop on Essential Abstractions in GCC

Incremental Machine Descriptions for Spim: Levels 2, 3, and 4

GCC Resource Center

(www.cse.iitb.ac.in/grc)

Department of Computer Science and Engineering, Indian Institute of Technology, Bombay



July 2010

Spim MD Levels 2,3,4: Outline

- Constructs supported in level 2
- Constructs supported in level 3
- Constructs supported in level 4



1/24

July 2010

Part 1

Constructs Supported in Level 2

Arithmetic Operations Required in Level 2

Operation	Primitive	Implementation	Remark
	Variants		
$Dest \leftarrow Src_1 - Src_2$	$R_i \leftarrow R_j - R_k$	sub ri, rj, rk	
$Dest \leftarrow -Src$	$R_i \leftarrow -R_j$	neg ri, rj	
$Dest \leftarrow Src_1/Src_2$	$R_i \leftarrow R_j/R_k$	div rj, rk	level 2
		mflo ri	
$Dest \leftarrow Src_1\%Src_2$	$R_i \leftarrow R_j \% R_k$	rem ri, rj, rk	
$Dest \leftarrow Src_1 * Src_2$	$R_i \leftarrow R_i * R_k$	mul ri. ri. rk	

Arithmetic Operations Required in Level 2

Operation	Primitive	Implementation	Remark
	Variants		
$Dest \leftarrow Src_1 - Src_2$	$R_i \leftarrow R_j - R_k$	sub ri, rj, rk	
$Dest \leftarrow -Src$	$R_i \leftarrow -R_j$	neg ri, rj	
$Dest \leftarrow Src_1/Src_2$	$R_i \leftarrow R_j/R_k$	div rj, rk	level 2
		mflo ri	
$Dest \leftarrow Src_1\%Src_2$	$R_i \leftarrow R_j \% R_k$	rem ri, rj, rk	
$Dest \leftarrow Src_1 * Src_2$	$R_i \leftarrow R_i * R_k$	mul ri, rj, rk	

Bitwise Operations Required in Level 2

Operation	Primitive	Implementation	Remark	Ì
	Variants			
$Dest \leftarrow Src_1 \ll Src_2$	$R_i \leftarrow R_j \ll R_k$	sllv ri, rj, rk		ì
	$R_i \leftarrow R_j \ll C_5$	sll ri, rj, c		ı
$Dest \leftarrow Src_1 \gg Src_2$	$R_i \leftarrow R_j \gg R_k$	srav ri, rj, rk		ı
	$R_i \leftarrow R_j \gg C_5$	sra ri, rj, c		ı
$Dest \leftarrow Src_1\&Src_2$	$R_i \leftarrow R_j \& R_k$	and ri, rj, rk		ı
	$R_i \leftarrow R_j \& C$	andi ri, rj, c	level 2	ı
$Dest \leftarrow Src_1 Src_2$	$R_i \leftarrow R_j R_k$	or ri, rj, rk		ı
	$R_i \leftarrow R_j C$	ori ri, rj, c		ı
$Dest \leftarrow Src_1 \ \hat{\ } Src_2$	$R_i \leftarrow R_j \hat{R}_k$	xor ri, rj, rk		ı
	$R_i \leftarrow R_j \hat{C}$	xori ri, rj, c		ı
Dest $\leftarrow \sim Src$	$R_i \leftarrow \sim R_i$	not ri. ri		i

Divide Operation in spim2.md using define_insn

• For division, the spim architecture imposes use of multiple asm instructions for single operation.

Divide Operation in spim2.md using define_insn

- For division, the spim architecture imposes use of multiple asm instructions for single operation.
- Two ASM instructions are emitted using single RTL pattern

4/24

July 2010

5/24

Advantages/Disadvantages of using define_insn

- Very simple to add the pattern
- Primitive target feature represented as single insn pattern in .md
- Unnecessary atomic grouping of instructions
- May hamper optimizations in general, and instruction scheduling, in particluar

Divide Operation in spim2.md using define_expand

• The RTL pattern can be expanded into two different RTLs.

```
(define_expand "divsi3"
 [(parallel[(set (match_operand:SI 0 "register_operand" "")
       (div:SI (match_operand:SI 1 "register_operand" "")
               (match_operand:SI 2 "register_operand" ""))
  (clobber (reg:SI 26))
  (clobber (reg:SI 27))])]
   emit_insn(gen_IITB_divide(gen_rtx_REG(SImode, 26),
                               operands[1], operands[2]));
   emit_insn(gen_IITB_move_from_lo(operands[0],
                               gen_rtx_REG(SImode, 26)));
   DONE;
```

(define_insn "IITB_divide"

July 2010

7/24

Divide Operation in spim2.md using define_expand

Spim MD Levels 2.3.4: Constructs Supported in Level 2

• Divide pattern equivalent to div instruction in architecture.

(define_insn "IITB_divide"

7/24

Divide Operation in spim2.md using define_expand

Spim MD Levels 2.3.4: Constructs Supported in Level 2

• Divide pattern equivalent to div instruction in architecture.

8/24

July 2010

purpose register (define_insn "IITB_move_from_lo"

```
[(set (match_operand:SI 0 "register_operand" "=r")
       (match_operand:SI 1 "LO_register_operand" "q"))]
 11 11
"mflo \\t%0"
(define_insn "IITB_move_to_lo"
 [(set (match_operand:SI 0 "LO_register_operand" "=q")
       (match_operand:SI 1 "register_operand" "r"))]
11 11
"mtlo \\t%1"
```

(define_insn "modsi3"

July 2010

Divide Operation in spim2.md using define_expand

Spim MD Levels 2.3.4: Constructs Supported in Level 2

• Divide pattern equivalent to div instruction in architecture.

Spim MD Levels 2.3.4: Constructs Supported in Level 2

July 2010

(define_insn "modsi3"

```
[(parallel[(set (match_operand:SI 0 "register_operand" "=r")
      (mod:SI (match_operand:SI 1 "register_operand" "r")
              (match_operand:SI 2 "register_operand" "r"))
(clobber (reg:SI 26))
(clobber (reg:SI 27))])]
"rem \t%0, %1, %2"
```

Division

Spim MD Levels 2.3.4: Constructs Supported in Level 2

- Two instructions are seperated out at GIMPLE to RTL conversion phase
- Both instructions can undergo all RTL optimizations independently
- C interface is needed in md
- Compilation becomes slower and requires more space



10/24

July 2010

11/24

July 2010

```
(div:SI (match_operand:SI 1 "register_operand" "")
      (match_operand:SI 2 "register_operand" ""))
   (clobber (reg:SI 26))
   (clobber (reg:SI 27))])]
  11 11
[(parallel [(set (match_dup 3)
   (div:SI (match_dup 1)
      (match_dup 2)))
   (clobber (reg:SI 27))])
   (set (match_dup 0)
     (match_dup 3))
       "operands[3]=gen_rtx_REG(SImode, 26); "
```

[(parallel [(set (match_operand:SI 0 "register_operand" "")

Spim MD Levels 2.3.4: Constructs Supported in Level 2

(define_split

July 2010

11/24

Divide Operation in spim2.md using define_split

```
[(parallel [(set (match_operand:SI 0 "register_operand" "")
   (div:SI (match_operand:SI 1 "register_operand" "")
       (match_operand:SI 2 "register_operand" ""))
   (clobber (reg:SI 26))
   (clobber (reg:SI 27))])]
   11 11
[(parallel [(set (match_dup 3)
                                       [(parallel[
                                        (set (match_operand:SI 0 "LO_register_operand" "=q")
   (div:SI (match_dup 1)
                                         (div:SI (match_operand:SI 1 "register_operand"
                                          (match_operand:SI 2 "register_operand" "r")))
       (match_dup 2)))
                                         (clobber (reg:SI 27))])]
   (clobber (reg:SI 27))])
   (set (match_dup 0)
     (match_dup 3))
```

"operands[3]=gen_rtx_REG(SImode, 26); "

(define_split

July 2010

11/24

Divide Operation in spim2.md using define_split

```
[(parallel [(set (match_operand:SI 0 "register_operand" "")
   (div:SI (match_operand:SI 1 "register_operand" "")
       (match_operand:SI 2 "register_operand" ""))
   (clobber (reg:SI 26))
   (clobber (reg:SI 27))])]
   11 11
[(parallel [(set (match_dup 3)
                                        [(parallel[
                                          (set (match_operand:SI 0 "LO_register_operand" "=q")
   (div:SI (match_dup 1)
                                           (div:SI (match_operand:SI 1 "register_operand"
                                           (match_operand:SI 2 "register_operand" "r")))
       (match_dup 2)))
                                          (clobber (reg:SI 27))])]
   (clobber (reg:SI 27))])
   (set (match_dup 0)
                                        [(set (match_operand:SI 0 "register_operand" "=r")
                                          (match_operand:SI 1 "LO_register_operand" "q"))]
      (match_dup 3))
        "operands[3]=gen_rtx_REG(SImode, 26); "
```

Part 2

Constructs Supported in Level 3

Remark

Implementation

Primitive

Operation	Variants	Implementation	Remark
$Dest \leftarrow \mathit{fun}(P_1, \dots, P_n)$			Level 1
	Call L _{fun} , II	$\begin{array}{c} \text{IW } r_i, \text{[SP-n*4]} \\ \text{SW } r_i, \text{[SP-n*4]} \\ \text{Jal L} \\ \text{Dest} \leftarrow \$v0 \end{array}$	New level 1
$fun(P_1, P_2, \ldots, P_n)$	call L_{fun}, n	lw r_i , [SP+c1] sw r_i , [SP] : lw r_i , [SP+c2] sw r_i , [SP-n*4]	Level 1
		jal L	New

Operation

Spim MD Levels 2,3,4: Constructs Supported in Level 3

(define insn "call"

July 2010

```
(match_operand:SI 1 "immediate_operand" "i"))
 (clobber (reg:SI 31))
11 11
"*
  return emit_asm_call(operands,0);
11
```

14/24

•

Spim MD Levels 2,3,4: Constructs Supported in Level 3

Spim MD Levels 2,3,4: Constructs Supported in Level 3

Activation Record Generation during Call

15/24

Operations performed by callee

Essential Abstractions in GCC

GCC GCC Resource Center, IIT Bombay

Operations performed by caller

Caller's Activation Record

Spim MD Levels 2,3,4: Constructs Supported in Level 3

Activation Record Generation during Call

Operations performed by callee

Spim MD Levels 2,3,4: Constructs Supported in Level 3

Activation Record Generation during Call

15/24

Operations performed by caller

July 2010

Push parameters on stack.

Operations performed by callee



Parameter n


Spim MD Levels 2,3,4: Constructs Supported in Level 3

Operations performed by caller

July 2010

Push parameters on stack.

Operations performed by callee



The state of the s

Spim MD Levels 2,3,4: Constructs Supported in Level 3

- Operations performed by caller
 - Push parameters on stack.

Caller's Activation Record

Parameter nParameter n-1

Operations performed by callee


Spim MD Levels 2,3,4: Constructs Supported in Level 3

15/24

July 2010


- Operations performed by caller

Push parameters on stack.




Operations performed by callee


- Operations performed by caller
 - Push parameters on stack.
 - ► Load return address in return address register.
- Operations performed by callee




- Operations performed by caller
 - Push parameters on stack.
 - Load return address in return address register.
 - Transfer control to Callee.
- Operations performed by callee




- Operations performed by caller
 - Push parameters on stack.
 - ► Load return address in return address register.
 - ► Transfer control to Callee.
- Operations performed by callee
 - Push Return address stored by caller on stack.




- Operations performed by caller
 - Push parameters on stack.
 - ► Load return address in return address register.
 - ► Transfer control to Callee.
- Operations performed by callee
 - Push Return address stored by caller on stack.
 - Push caller's Frame Pointer Register.




- Operations performed by caller
 - Push parameters on stack.
 - ► Load return address in return address register.
 - ► Transfer control to Callee.
- Operations performed by callee
 - Push Return address stored by caller on stack.
 - Push caller's Frame Pointer Register.
 - Push caller's Stack Pointer.




- Operations performed by caller
 - Push parameters on stack.
 - ► Load return address in return address register.
 - ► Transfer control to Callee.
- Operations performed by callee
 - Push Return address stored by caller on stack.
 - Push caller's Frame Pointer Register.
 - Push caller's Stack Pointer.
 - Save callee saved registers, if used by callee.




- Operations performed by caller
 - Push parameters on stack.
 - Load return address in return address register.
 - Transfer control to Callee.
- Operations performed by callee
 - Push Return address stored by caller on stack.
 - Push caller's Frame Pointer Register.
 - Push caller's Stack Pointer.
 - Save callee saved registers, if used by callee.
 - Create local variables frame.




- Operations performed by caller
 - Push parameters on stack.
 - Load return address in return address register.
 - ► Transfer control to Callee.
- Operations performed by callee
 - Push Return address stored by caller on stack.
 - Push caller's Frame Pointer Register.
 - Push caller's Stack Pointer.
 - Save callee saved registers, if used by callee.
 - Create local variables frame.




- Operations performed by caller
 - Push parameters on stack.
 - ► Load return address in return address register.
 - ► Transfer control to Callee.
- Operations performed by callee
 - Push Return address stored by caller on stack.
 - Push caller's Frame Pointer Register.
 - Push caller's Stack Pointer.
 - Save callee saved registers, if used by callee.
 - Create local variables frame.



- Operations performed by caller
 - Push parameters on stack.
 - Load return address in return address register.
 - ► Transfer control to Callee.
- Operations performed by callee
 - Push Return address stored by caller on stack
 - Push caller's Frame Pointer Register.
 - Push caller's Stack Pointer.
 - Save callee saved registers, if used by callee.
 - Create local variables frame.



- Operations performed by caller
 - Push parameters on stack.
 - ► Load return address in return address register.
 - Transfer control to Callee.
- Operations performed by callee
 - Push Return address stored by caller on stack
 - Push caller's Frame Pointer Register.
 - ► Push caller's Stack Pointer.
 - Save callee saved registers, if used by callee.
 - Create local variables frame.
 - ► Start callee body execution.



Spim MD Levels 2,3,4: Constructs Supported in Level 3

July 2010

```
[(clobber (const_int 0))]
""
{
    spim_prologue();
    DONE;
})
```

(define_expand "prologue"

Spim MD Levels 2,3,4: Constructs Supported in Level 3

11 11

₹

})

July 2010

16/24

spim_prologue();

```
(set (mem:SI (reg:SI $sp))
                                    (reg:SI 31 $ra))
                               (set (mem:SI (plus:SI (reg:SI $sp)
(define_expand "prologue"
                                                (const_int -4 )))
[(clobber (const_int 0))]
                                    (reg:SI $sp))
                               (set (mem:SI (plus:SI (reg:SI $sp)
                                                (const_int -8 )))
                                    (reg:SI $fp))
                               (set (reg:SI $fp)
                                    (reg:SI $sp))
                               (set (reg:SI $sp)
                                       (plus:SI (reg:SI $fp)
                                           (const_int -36)))
```

DONE;

(define_expand "epilogue"

July 2010

11 11

Spim MD Levels 2,3,4: Constructs Supported in Level 3

DONE;

[(clobber (const_int 0))]

spim_epilogue();

(set (reg:SI \$ra) (mem:SI (reg:SI \$sp)))

(parallel [(return)

(set (reg:SI \$sp) (reg:SI \$fp))

(set (reg:SI \$fp)

(mem:SI (plus:SI (reg:SI \$sp) (const_int -8))))

(use (reg:SI \$ra))])

Part 3

Constructs Supported in Level 4

Implementation

Operation

Remark

Operations Required in Level 4

Primitive

Opciation	1 THITICIVE	Implementation	IXCIIIaix
	Variants		
$Src_1 < Src_2$?			
goto L : <i>PC</i>	$CC \leftarrow R_i < R_j$		
	CC < 0 ? goto L : PC	blt r_i, r_j, L	
$Src_1 > Src_2$?			
goto L : <i>PC</i>	$CC \leftarrow R_i > R_j$		
	CC > 0 ? goto L : PC	$bgt r_i, r_j, L$	
$Src_1 \leq Src_2$?			
goto L : <i>PC</i>	$CC \leftarrow R_i \leq R_j$		
	$CC \leq 0$? goto $L : PC$	ble r_i, r_j, L	
$Src_1 \geq Src_2$?			
goto L : <i>PC</i>	$CC \leftarrow R_i \geq R_j$		
	$CC \ge 0$? goto L : PC	bge r_i, r_j, L	

Operations Required in Level 4

Operation	Primitive	Implementation	Remark
	Variants		
$Src_1 == Src_2$?			
goto L : <i>PC</i>	$CC \leftarrow R_i == R_j$		
	CC == 0? goto L : PC	beq r_i, r_j, L	
$Src_1 \neq Src_2$?			
goto L : PC	$CC \leftarrow R_i \neq R_j$		
	$CC \neq 0$? goto L : PC	bne r_i, r_j, L	

Spim MD Levels 2.3.4: Constructs Supported in Level 4

July 2010

```
[(set (pc)
    (if then else
        (match_operator:SI 0 "comparison_operator"
        [(match_operand:SI 1 "register_operand" "")
        (match_operand:SI 2 "register_operand" "")])
            (label_ref (match_operand 3 "" ""))
        (pc)))]
11 11
"*
    return conditional_insn(GET_CODE(operands[0]),operands);
```

char *

{

```
switch(code)
       ₹
            case EQ:return "beq %1, %2, %13";
            case NE:return "bne %1, %2, %13";
            case GE:return "bge %1, %2, %13";
            case GT:return "bgt %1, %2, %13";
            case LT:return "blt %1, %2, %13";
            case LE:return "ble %1, %2, %13";
            case GEU:return "bgeu %1, %2, %13";
            case GTU:return "bgtu %1, %2, %13";
            case LTU:return "bltu %1, %2, %13";
            case LEU:return "bleu %1, %2, %13";
            default: /* Error. Issue ICE */
Essential Abstractions in GCC
```

conditional_insn (enum rtx_code code,rtx operands[])

Spim MD Levels 2.3.4: Constructs Supported in Level 4

July 2010

(define_code_iterator cond_code

```
[lt ltu eq ge geu gt gtu le leu ne])
(define_expand "cmpsi"
 [(set (cc0) (compare
             (match_operand:SI 0 "register_operand" "")
             (match_operand:SI 1 "nonmemory_operand" "")))]
 11 11
     compare_op0=operands[0];
     compare_op1=operands[1];
    DONE:
```

Spim MD Levels 2.3.4: Constructs Supported in Level 4

July 2010

(define_expand "b<code>"

```
(match_dup 2))
      (label_ref (match_operand 0 "" ""))
      (pc)))]
11 11
   operands[1]=compare_op0;
   operands[2]=compare_op1;
   if(immediate_operand(operands[2],SImode))
   {
      operands[2]=force_reg(SImode,operands[2]);
```

[(set (pc) (if_then_else (cond_code:SI (match_dup 1)

Spim MD Levels 2.3.4: Constructs Supported in Level 4

[(set (pc)

11 11 **"***

11

(define_insn "*insn_b<code>"

July 2010

```
(if then else
(cond code:SI
   (match_operand:SI 1 "register_operand" "r")
           (match_operand:SI 2 "register_operand" "r"))
        (label_ref (match_operand 0 "" ""))
        (pc)))]
             return conditional_insn(<CODE>,operands);
```

Spim MD Levels 2.3.4: Constructs Supported in Level 4