Workshop on Essential Abstractions in GCC

More Details of Machine Descriptions

GCC Resource Center

(www.cse.iitb.ac.in/grc)


Department of Computer Science and Engineering, Indian Institute of Technology, Bombay




2 July 2011

MD Details: Outline

- Some details of MD constructs
 - On names of patterns in .md files
 - On the role of define_expand
 - On the role of predicates and constraints
 - Mode and code iterators
 - Defining attributes
 - Other constructs
- Improving machine descriptions and instruction selection
 - New constructs to factor out redundancy
 - Cost based tree tiling for instruction selection





- Reloading operands in the most suitable register class
- Fine tuning within the set of operands allowed by the predicate
- If omitted, operands will depend only on the predicates

pattern matching)

• For constructing an insn during expansion <name> must be a standard pattern name

• For recognizing an instruction (in subsequent RTL passes including

Consider the following two instruction patterns:

```
• (define_insn ""
    [(set (match_operand:SI 0 "general_operand" "=r")
        (plus:SI (match_dup 0)
               (match_operand:SI 1 "general_operand" "r")))]
    ""
```

```
"...")
```

- During expansion, the destination and left operands must match the same predicate
- During recognition, the destination and left operands must be identical

```
• (define_insn ""
```

```
[(set (match_operand:SI 0 "general_operand" "=r")
  (plus:SI (match_operand:SI 1 "general_operand" "z")
        (match_operand:SI 2 "general_operand" "r")))]
   ""
```

"...")

Essential Abstractions in GCC

GCC Resource Center, IIT Bombay

Part 2

Factoring Out Common Information

```
2 July 2011
```

MD Details: More Features

Role of Constraints

Consider an insn for recognition


```
(insn n prev next
  (set (reg:SI 3)
        (plus:SI (reg:SI 6) (reg:SI 109)))
        ...)}
```

- Predicates of the first pattern do not match (because they require identical operands during recognition)
- $\bullet\,$ Constraints do not match for operand 1 of the second pattern
- Reload pass generates additional insn to that the first pattern can be used

```
(insn n2 prev n
        (set (reg:SI 3) (reg:SI 6))
        ...)
        (insn n n2 next
            (set (reg:SI 3)
                      (plus:SI (reg:SI 3)(reg:SI 109)))
        ...)
Essential Abstractions in GCC GCC Resource Center, UT Bombas
```

```
2 July 2011
                    MD Details: Factoring Out Common Information
                                                                     9/36
                     Handling Mode Differences
 (define_insn "subsi3"
     [(set (match_operand: SI 0 "register_operand" "=d")
           (minus:SI (match_operand:SI 1 "register_operand" "d")
                       (match_operand:SI 2 "register_operand" "d")))]
     .. ,,
     "subu\t %0,%1,%2"
     [(set_attr "type" "arith")
     (set_attr "mode" "SI")])
(define_insn "subdi3"
     [(set (match_operand:DI 0 "register_operand" "=d")
           (minus:DI (match_operand:DI 1 "register_operand" "d")
                       (match_operand:DI 2 "register_operand" "d")))]
     .. ..
     "dsubu\t %0,%1,%2"
     [(set_attr "type" "arith")
     (set_attr "mode" "DI")])
```

July 2011	MD Details: Factoring Out Common Information	10/36	2 July 2011	MD Details: Factoring Out (Common Information	11/3		
Mode	Mode Iterators: Abstracting Out Mode Differences			Handling Code Differences				
<pre>Mode iterators: Abstracting Out Mode Differences (define_mode_iterator GPR [SI (DI "TARGET_64BIT")]) (define_mode_attr d [(SI " ") (DI "d")]) (define_insn "sub<mode>3" [(set (match_operand:GPR 0 "register_operand" "=d") (minus:GPR (match_operand:GPR 1 "register_operand" "d")) (match_operand:GPR 2 "register_operand" "d")))] "" "(d>subu\t %0,%1,%2" [(set_attr "type" "arith") (set_attr "mode" "<mode>")])</mode></mode></pre>			<pre>(define_expand "bunordered" [(set (pc) (if_then_else (unordered:CC (cc0) (const_int 0))</pre>					
				DNE;		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		
sential Abstraction	is in GCC Resource Center, IIT	Bombay			GCC Resource Center,	IIT Bombay		
July 2011	MD Details: Factoring Out Common Information	12/36	})		GCC Resource Center,	IIT Bombay		
sential Abstraction July 2011 Code		12/36	})		GCC Resource Center,	IIT Bombay		
Uuly 2011 Code (define_ (define_	MD Details: Factoring Out Common Information a Iterators: Abstracting Out Code Differenc code_iterator any_cond [unordered ordered] expand "b <code>" et (pc)</code>	12/36 es	})		GCC Resource Center,	IIT Bombay		
uly 2011 Code (define_ (define_	MD Details: Factoring Out Common Information e Iterators: Abstracting Out Code Differenc code_iterator any_cond [unordered ordered] expand "b <code>"</code>	12/36 es	})			IIT Bombay		
wy 2011 Code (define_ (define_	MD Details: Factoring Out Common Information e Iterators: Abstracting Out Code Difference ccode_iterator any_cond [unordered ordered] expand "b <code>" et (pc) (if_then_else (any_cond:CC (cc0) (const_int 0)) (label_ref (match_operand</code>	12/36 es	})	is in GCC		IIT Bombay		
uly 2011 Code (define_ (define_	MD Details: Factoring Out Common Information e Iterators: Abstracting Out Code Difference code_iterator any_cond [unordered ordered] expand "b <code>" et (pc) (if_then_else (any_cond:CC (cc0) (const_int 0))</code>	12/36 es	})	is in GCC	3	IIT Bombay		
July 2011 Code (define_ (define_ [(se	MD Details: Factoring Out Common Information e Iterators: Abstracting Out Code Difference ccode_iterator any_cond [unordered ordered] expand "b <code>" et (pc) (if_then_else (any_cond:CC (cc0) (const_int 0)) (label_ref (match_operand</code>	12/36 es)	})	ns in GCC Part 3	3	IIT Bombay		



Pipeline specification requires the CPU type to be "pentium" and the instruction type to be "str"

GCC Resource Center, IIT Bomb

• define_constants: Use literal constants in rest of the MD.

14/36


16/36

17/36

MD Details: Improving Machine Descriptions The Need for Improving Machine Descriptions

The Problems:

- The specification mechanism for Machine descriptions is quite adhoc
 - Only syntax borrowed from LISP, neither semantics not spirit!
 - Non-composable rules
 - Mode and code iterator mechanisms are insufficient
- Adhoc design decisions
 - Honouring operand constraints delayed to global register allocation During GIMPLE to RTL translation, a lot of C code is required
 - Choice of insertion of NOPs



• define_insns patterns have operand predicates and constraints

Part 4

Improving Machine Descriptions

- While generating an RTL insn from GIMPLE, only the predicates are checked. The constraints are completely ignored
- An insn which is generated in the expander is modified in the reload pass to satisfy the constraints
- It may be possible to generate this final form of RTL during expansion by honouring constraints
 - Honouring contraints earlier than the current place
 May get rid of some C code in define_expand

Multiple patterns with same structure

- Repetition of almost similar RTL expressions across multiple define_insn an define_expand patterns
 - Some Modes, Predicates, Constraints, Boolean Condition, or RTL Expression may differ everything else may be identical
 - One RTL expression may appears as a sub-expression of some other RTL expression
- $\bullet\,$ Repetition of C code along with RTL expressions in these patterns.






22/36

Redundancy in MIPS Machine Descriptions: Example 1

[(set (match_operand: $m \ 0$ "register_operand" " $c\theta$ ") (plus: m (match_operand: m 1 "register_operand" "c1") $(match_operand: m \ 2 \ "p" \ "c2")))]$

RTL Template



Details

Structure

Pattern name	<u>m</u>	\underline{p}	<u>c0</u>	<u>c1</u>	<u>c2</u>
define_insn add <mode>3</mode>	ANYF	register_operand	=f	f	f
define_expand add <mode>3</mode>	GPR	arith_operand			
define_insn *add <mode>3</mode>	GPR	arith_operand	=d,d	d,d	d,Q
ial Abstractions in GCC		600 P-	source Cen		5

Essential Abstractions in GCC

2 July 2011


MD Details: Improving Machine Descriptions

Redundancy in MIPS Machine Descriptions: Example 3

[(set (match_operand: $m \ 0$ "register_operand" "c0") (plus: m(mult: m (match_operand: m 1 "register_operand" "c1") (match_operand: <u>m</u> 2 "register_operand" "<u>c2</u>")))] (match_operand: <u>m</u> 3 "register_operand" "c3")))]

RTL Template

Structure



Pattern name	<u>m</u>	<u>c0</u>	<u>c1</u>	<u>c2</u>	<u>c3</u>
mul_acc_si	SI	=l?*?,d?	d,d	d,d	0,d
mul_acc_si_r3900	SI	=l?*?,d*?,d?	d,d,d	d,d,d	0,1,d
*macc	SI	=1,d	d,d	d,d	0,1
*madd4 <mode></mode>	ANYF	=f	f	f	f
*madd3 <mode></mode>	ANYF	=f	f	f	0
					5

21/36

23/36

Redundancy in MIPS Machine Descriptions: Example 2

[(set (match_operand: $m \ 0$ "register_operand" " $c\theta$ ") (mult: *m* (match_operand: *m* 1 "register_operand" "*c1*") (match_operand: m 2 "register_operand" "c2")))]

RTL Template



Structure

Details

Pattern name	<u>m</u>	<u>c0</u>	<u>c1</u>	<u>c2</u>
define_insn *mul <mode>3</mode>	SCALARF	=f	f	f
define_insn *mul <mode>3_r4300</mode>	SCALARF	=f	f	f
define_insn mulv2sf3	V2SF	=f	f	f
define_expand mul <mode>3</mode>	GPR			
define_insn mul <mode>3_mul3_loongson</mode>	GPR	=d	d	d
define_insn mul <mode>3_mul3</mode>	GPR	d,1	d,d	d,d
al Abstractions in GCC	GCC Resource O	Center.	IIT Bo	mbay

- 2 July 2011 **MD Details: Improving Machine Descriptions Insufficient Iterator Mechanism**
 - Iterators cannot be used across define_insn, define_expand, define_peephole2 and other patterns
 - Defining iterator attribute for each varying parameter becomes tedious
 - For same set of modes and rtx codes, change in other fields of pattern makes use of iterators impossible
 - Mode and code attributes cannot be defined for operator or operand number, name of the pattern etc.
 - Patterns with different RTL template share attribute value vector for which iterators can not be used

(define_expand "iordi3"

MD File

i386.md

arm.md

mips.md

Essential Abstractions in GCC

Number of times

are used to create composite trees

4308

1369

921

GCC Resource Center, IIT

primitive trees

25/36

27/36

Measuring Redundancy in RTL Templates

Number of

primitive trees

349

232

147

[(set (match_operand:DI 0 "nonimmediate_operand" "")
(ior:DI (match_operand:DI 1 "nonimmediate_operand" "")
<pre>(match_operand:DI 2 "x86_64_general_operand" "")))</pre>
(clobber (reg:CC FLAGS_REG))]
"TARGET_64BIT"
"ix86_expand_binary_operator (IOR, DImode, operands); DONE;")
(define_insn "*iordi_1_rex64"
[(set (match_operand:DI 0 "nonimmediate_operand" "=rm,r")
(ior:DI (match_operand:DI 1 "nonimmediate_operand" "%0,0")
(match_operand:DI 2 "x86_64_general_operand" "re,rme")))
(clobber (reg:CC FLAGS_REG))]
"TARGET_64BIT
&& ix86_binary_operator_ok (IOR, DImode, operands)"
"or{q}\t{%2, %0%0, %2}"
[(set_attr "type" "alu")

Essential Abstractions in GCC

GCC Resource Center, IIT Bombay

26/36

2 July 2011

MD Details: Improving Machine Descriptions
specRTL: Key Observations

• Davidson Fraser insight

(set_attr "mode" "DI")])

Register transfers are target specific but their form is target independent

- GCC's approach
 - Use Target independent RTL for machine specification
 - Generate expander and recognizer by reading machine descriptions

Main problems with GCC's Approach

Although the shapes of RTL statements are target independent, they have to be provided in RTL templates

• Our key idea:

Separate shapes of RTL statements from the target specific details



MD Details: Improving Machine Descriptions Specification Goals of specRTL

Support all of the following

- Separation of shapes from target specific details
- Creation of new shapes by composing shapes
- Associtiating concrete details with shapes

Total number

1303

534

337

of patterns

• Overriding concrete details





• Allow non-disruptive migration for existing machine descriptions

No need to change GCC source until we are sure of the new

GCC must remain usable after each small change made in the

Incremental changes

specification

machine descriptions

28/36


Meeting the Specification Goals: Key Idea

- Separation of shapes from target specific details:
 - Shape \equiv tree structure of RTL templates • Details \equiv attributes of tree nodes (eg. modes, predicates, constraints etc.)
 - Abstract patterns and Concrete patterns
 - Abstract patterns are shapes with "holes" in them that represent missing information
 - Concrete patterns are shapes in which all holes are plugged in using target specific information
 - Abstract patterns capture *shapes* which can be concretized by providing details





- Creating new shapes by composing shapes: extends
- Associtiating concrete details with shapes: instantiates
- Overriding concrete details: overrides

Creating Abstract Patterns









Current Status and Plans for Future Work

- specRTL parser has been augmented with semantic checks Emitting conventional machine descriptions is pending
- i386 move instructions and spim add instructions have been rewritten

Other instructions are being rewritten

Suggestions have been received to improve the syntax



Conclusions

- Separating shapes from concrete details is very helpful
- It may be possible to identify a large number of common shapes
- Machine descriptions may become much smaller Only the concrete details need to be specified
- Non-disruptive and incremental migration to new machine descriptions
- GCC source need not change until these machine descriptions have been found useful



GCC Resource Center, IIT Bombay