Workshop on Essential Abstractions in GCC

## Introduction to Machine Descriptions

GCC Resource Center (www.cse.iitb.ac.in/grc)

Department of Computer Science and Engineering, Indian Institute of Technology, Bombay



2 July 2011

July 2011	Intro to Machine Descriptions: Outline	1/21	2 July 2011	Intro to Machine Descriptions: Outline	1/2
	Outline			Outline	
<ul> <li>Influences</li> </ul>	s on GCC Machine Descriptions		S		
<ul> <li>Organizat</li> </ul>	tion of GCC Machine Descriptions		Ū		
Machine	description constructs		<u> </u>		
• The esser	nce of retargetability in GCC		<u> </u>		
			Z		








Part 1

## Influences on Machine Descriptions



## 2 July 2011 Intro to Machine Descriptions: Influences on Machine Descriptions 2/21 Examples of Influences on the Machine Descriptions





Part 2

## Organization of GCC MD

# Notes

2 July 2011	Intro to Machine Descriptions: Organization of GCC MD	3/21	2 July 2011	Intro to Machine Descriptions: Organization of GCC MD
	GCC Machine Descriptions			GCC Machine Descriptions

- Processor instructions useful to GCC
- Processor characteristics useful to GCC
- Target ASM syntax
- Target specific optimizations as IR-RTL → IR-RTL transformations (GCC code performs the transformation computations, MD supplies their *target patterns*)
  - Peephole optimizations
  - Transformations for enabling scheduling

Notes





3/21

5/21

## Syntactic Entities in GCC MD

- Necessary Specifications
  - Processor instructions useful to GCC
    - One GIMPLE  $\rightarrow$  One IR-RTL
    - ▶ One GIMPLE  $\rightarrow$  More than one IR-RTL
  - Processor characteristics useful to GCC
  - Target ASM syntax
  - $\blacktriangleright \text{ IR-RTL} \rightarrow \text{IR-RTL transformations}$
  - Target Specific Optimizations
- Programming Conveniences

(eg. define\_insn\_and\_split, define\_constants, define\_cond\_exec, define\_automaton )

define\_insn define\_expand define\_cpu\_unit part of define\_insn define\_split define\_peephole2

Notes



- <target>.h: A set of C macros that describe
  - ► HLL properties: e.g. INT\_TYPE\_SIZE to h/w bits
  - Activation record structure
  - Target Register (sub)sets, and characteristics (lists of read-only regs, dedicated regs, etc.)
  - ► System Software details: formats of assembler, executable etc.
- <target>.md: Target instructions described using MD constructs.

<target>.md: Target instructions described using MD constructs. (Our main interest!)

 <target>.c: Optional, but usually required.
 C functions that implement target specific code (e.g. target specific activation layout).

	File Organization of GCC MD	
July 2011	Intro to Machine Descriptions: Organization of GCC MD	





GCC Resource Center, IIT

Part 3

*Essential Constructs in Machine Descriptions* 


# Notes

 2 July 2011
 Intro to Machine Descriptions: Essential Constructs in Machine Descriptions
 6/21

 The GCC Phase Sequence

2 July 2011 Intro to Machine Descriptions: Essential Constructs in Machine Descriptions 6/21

The GCC Phase Sequence



GCC Resource Center, IIT



#### The GCC Phase Sequence


#### The GCC Phase Sequence

Observe that

- RTL is a target specific IR
- GIMPLE  $\rightarrow$  non strict RTL  $\rightarrow$  strict RTL.
- Standard Pattern Name (SPN): "Semantic Glue" between GIMPLE and RTL
  - $\blacktriangleright$  operator match + coarse operand match, and
  - refine the operand match
- Finally: Strict RTL ⇔ Unique target ASM string

Consider generating RTL expressions of GIMPLE nodes

Two constructs available: define\_insn and define\_expand •



- writes it to the destination location.
- GIMPLE node: GIMPLE\_ASSIGN
- SPN: "movsi"

Some possible combinations are:

- $\mathsf{Reg} \leftarrow \mathsf{Reg}$  :  $\mathsf{Register}$  move
- $\mathsf{Reg} \leftarrow \mathsf{Mem} : \mathsf{Load}$
- Reg ← Const : Load immediate
- Mem  $\leftarrow$  Reg : Store
- Mem ← Mem : Illegal instruction
- Mem ← Const : Illegal instruction

				E	5
,	IIT	Bor	nbay	2	5

GCC Resource Center

Intro to Machine Descriptions: Essential Constructs in Machine Descriptions

GCC Resource Center, IIT

**Running Example** 


8/21

Notes


2 July 2011

**Essential Abstractions in GCC** 






## Instruction Specification and Translation







- This define\_insn can generate data movement patterns of all combinations
- Even Mem  $\rightarrow$  Mem is possible.
- We need a mechanism to generate more restricted data movement RTX instances!



## Instruction Specification and Translation


Notes

## 2 July 2011 Intro to Machine Descriptions: Essential Constructs in Machine Descriptions 11/21 General Move Instruction





#### The define\_expand Construct



#### Example:

- Register class constraints are used in <target>.md file
- Register class is defined in <target>.h file
- Checks for register class are implemented in <target>.c file



#### Register Class Constraints in <target>.md File

#### Register Class Constraints in <target>.md File

;; Here z is the constraint character defined in ;; REG\_CLASS\_FROM\_LETTER\_P ;; The register \$zero is used here. (define\_insn "IITB\_move\_zero" [(set Notes (match\_operand:SI 0 "nonimmediate\_operand" "=r,m") (match\_operand:SI 1 "zero\_register\_operand" "z,z") )] ..... "@ move t%0,%1sw \t%1, %m0" ) The Register Class letter code Essential Abstractions in GCC GCC Resource Center, IIT Bomba **Essential Abstractions in GCC** GCC Resource Center, IIT 2 July 2011 Intro to Machine Descriptions: Essential Constructs in Machine Descriptions 15/21 2 July 2011 Intro to Machine Descriptions: Essential Constructs in Machine Descriptions **Register Class specification in** <target>.h **File** Register Class specification in <target>.h File /\* From spim.h \*/ #define REG\_CLASS\_FROM\_LETTER\_P reg\_class\_from\_letter enum reg\_class { ZERO\_REGS + NO\_REGS, Notes CALLER\_SAVED\_REGS, CALLEE\_SAVED\_REGS, BASE\_REGS, GENERAL\_REGS, ALL\_REGS, LIM\_REG\_CLASSES }; #define REG\_CLASS\_CONTENTS {0x00000000, 0x0000003, 0xff00ffff, 0x00ff0000, \ 0xf0000000, tox0cfffff3, 0xffffffff The Register Class Enumeration The Register Classes

15/21

### The <target>.c File

<pre>enum reg_class reg_class_from_letter (char ch) {     switch(ch)     {     case 'b':return BASE_REGS;     case 'x':return CALLEE_SAVED_REGS;     case 'y':return CALLER_SAVED_REGS;     case 'z':return ZERO_REGS; }</pre>	Votes	
return NO_REGS;		
}		
Get the enumeration from the Register class letter		

Essential Abstractions in GCC


GCC Resource Center, IIT Bombay

Essential Abstractions in GCC

GCC Resource Center, IIT Bombay

Part 4

The Essence of Retargetability



GCC Resource Center, IIT Bombay

**Essential Abstractions in GCC** 

Intro to Machine Descriptions: The Essence of Retargetability

The Essence of Retargetability

## The Essence of Retargetability


When are the machine descriptions read?

• During the build process

**Essential Abstractions in GCC** 

• When a program is compiled by gcc the information gleaned from machine descriptions is consulted

# Notes



Retargetability Mechanism of GCC			
2 July 2011	Intro to Machine Descriptions: The Essence of Retargetability	20/21	





GCC Resource Center, IIT Bom



## Summary

Part 5



Notes

Notes

- Machine descriptions are influenced by: The HLLs, GCC architecture, and properties of target, host and build systems
- Writing machine descriptions requires: specifying the C macros, target instructions and any required support functions
- define\_insn and define\_expand are used to convert a GIMPLE representation to RTL



2 July 2011



21/21