Workshop on Essential Abstractions in GCC

Introduction to Machine Descriptions

GCC Resource Center (www.cse.iitb.ac.in/grc)

Department of Computer Science and Engineering, Indian Institute of Technology, Bombay




2 July 2011

- Influences on GCC Machine Descriptions
- Organization of GCC Machine Descriptions
- Machine description constructs
- The essence of retargetability in GCC

Part 1

Influences on Machine Descriptions

Examples of Influences on the Machine Descriptions



Part 2

Organization of GCC MD

GCC Machine Descriptions

- Processor instructions useful to GCC
- Processor characteristics useful to GCC
- Target ASM syntax
- Target specific optimizations as IR-RTL \rightarrow IR-RTL transformations (GCC code performs the transformation computations, MD supplies their *target patterns*)
 - ▶ Peephole optimizations
 - ► Transformations for enabling scheduling

Syntactic Entities in GCC MD

- Necessary Specifications
 - Processor instructions useful to GCC
 - ightharpoonup One IR-RTL
 - lacktriangle One GIMPLE ightarrow More than one IR-RTL
 - ▶ Processor characteristics useful to GCC
 - Target ASM syntax
 - lacksquare IR-RTL ightarrow IR-RTL transformations
 - ► Target Specific Optimizations
- Programming Conveniences
 (eg. define_insn_and_split, define_constants,
 define_cond_exec, define_automaton)

define_insn define_expand define_cpu_unit part of define_insn define_split define_peephole2

File Organization of GCC MD

The GCC MD comprises of

- <target>.h: A set of C macros that describe
 - ► HLL properties: e.g. INT_TYPE_SIZE to h/w bits
 - Activation record structure
 - ► Target Register (sub)sets, and characteristics (lists of read-only regs, dedicated regs, etc.)
- System Software details: formats of assembler, executable etc.
- <target>.md: Target instructions described using MD constructs.
- <target>.c: Optional, but usually required.
 C functions that implement target specific code (e.g. target specific activation layout).


File Organization of GCC MD

The GCC MD comprises of


- <target>.h: A set of C macros that describe
 - ► HLL properties: e.g. INT_TYPE_SIZE to h/w bits
 - Activation record structure
 - ► Target Register (sub)sets, and characteristics (lists of read-only regs, dedicated regs, etc.)
 - ▶ System Software details: formats of assembler, executable etc.
- <target>.md: Target instructions described using MD constructs.
 (Our main interest!)
- <target>.c: Optional, but usually required.
 C functions that implement target specific code (e.g. target specific activation layout).

Part 3

Essential Constructs in Machine Descriptions



The GCC Phase Sequence



The GCC Phase Sequence

Observe that

- RTL is a target specific IR
- GIMPLE → non strict RTL → strict RTL.
- Standard Pattern Name (SPN): "Semantic Glue" between GIMPLE and RTL
 - operator match + coarse operand match, and
 - refine the operand match
- Finally: Strict RTL ⇔ Unique target ASM string

Consider generating RTL expressions of GIMPLE nodes

Two constructs available: define_insn and define_expand

Running Example

Consider a data move operation

- reads data from source location, and
- writes it to the destination location.
- GIMPLE node: GIMPLE_ASSIGN
- SPN: "movsi"


Some possible combinations are:

- Reg ← Reg : Register move
- Reg ← Mem : Load
- Reg ← Const : Load immediate
- Mem \leftarrow Reg : Store
- Mem ← Mem : Illegal instruction
- Mem ← Const : Illegal instruction


Specifying Target Instruction Semantics

```
(define_insn
   "movsi"
   (set
        (match_operand 0 "register_operand" "r")
        (match_operand 1 "const_int_operand" "k")
        )
   "" /* C boolean expression, if required */
   "li %0, %1"
)
```

Specifying Target Instruction Semantics




Specifying Target Instruction Semantics



Instruction Specification and Translation

Intro to Machine Descriptions: Essential Constructs in Machine Descriptions



```
(define_insn "movsi"
   (set (match_operand 0 "register_operand" "r")
        (match_operand 1 "const_int_operand" "k"))
   "" /* C boolean expression, if required */
   "li %0, %1"
```

-Target Independent------

2 July 2011

Instruction Specification and Translation

Intro to Machine Descriptions: Essential Constructs in Machine Descriptions

Tree SSA Generate Generate Parse → Gimplify-→ Optimize RTL RTL • GIMPLE: target independent

• RTL: target dependent • Need: associate the semantics ⇒GCC Solution: Standard Pattern Names

```
(define_insn "movsi"
   (set (match_operand 0 "register_operand" "r")
        (match_operand 1 "const_int_operand" "k"))
   "" /* C boolean expression, if required */
   "li %0, %1"
```


GIMPLE → RTL

—Target Dependent-

 $RTL \rightarrow ASM$

Instruction Specification and Translation

Intro to Machine Descriptions: Essential Constructs in Machine Descriptions



Intro to Machine Descriptions: Essential Constructs in Machine Descriptions

```
(match_operand 0 "general_operand" "")
      (match_operand 1 "general_operand" ""))
11 11
"mov %0, %1"
```

This define_insn can generate data movement patterns of all

- combinations
- Even Mem → Mem is possible.
- We need a mechanism to generate more restricted data movement RTX instances!

The define_expand Construct

```
[(set (match_operand:SI 0 "nonimmediate_operand" "")
        (match_operand:SI 1 "general_operand" "")
  )]
11 11
{
  if (GET_CODE (operands[0]) == MEM &&
      GET_CODE (operands[1]) != REG)
    if (can_create_pseudo_p())
        operands[1] = force_reg (SImode, operands[1]);
```

GCC Resource Center, IIT Bomba

2 July 2011

Relationship Between <target>.md, <target>.c, and <target>.h Files

Intro to Machine Descriptions: Essential Constructs in Machine Descriptions

Example:

- Register class constraints are used in <target>.md file
- Register class is defined in <target>.h file
- Checks for register class are implemented in <target>.c file

14/21

2 July 2011

:: Here z is the constraint character defined in

```
;; REG_CLASS_FROM_LETTER_P
;; The register $zero is used here.
(define_insn "IITB_move_zero"
   [(set
      (match_operand:SI 0 "nonimmediate_operand" "=r,m")
      (match_operand:SI 1 "zero_register_operand" "z,z")
   )]
   11 11
   "@
  move \t%0,%1
   sw \t%1, %m0"
```

Intro to Machine Descriptions: Essential Constructs in Machine Descriptions

2 July 2011

```
/* From spim.h */
#define REG_CLASS_FROM_LETTER_P
   reg_class_from_letter
enum reg_class
        NO_REGS,
                               ZERO_REGS +
                               CALLEE_SAVED_REGS,
        CALLER_SAVED_REGS,
        BASE_REGS,
                               GENERAL_REGS,
        ALL_REGS,
                              LIM_REG_CLASSES
};
#define REG_CLASS_CONTENTS
{0x00000000, 0x00000003, 0xff00ffff, 0x00ff0000, \
  0xf0000000, \0x0cffffff3, 0xfffffffff}
The Register Classes
                               The Register Class Enumeration
```

Essential Abstractions in GCC GCC Resource Center, IIT Bombay enum reg_class

2 July 2011

```
switch(ch)
case 'b':return BASE_REGS;
case 'x':return CALLEE_SAVED_REGS;
case 'y':return CALLER_SAVED_REGS;
case 'z':return ZERO_REGS;
```

reg_class_from_letter (char ch)

Get the enumeration from the Register class letter


return NO_REGS;


The <target>.c File

Part 4

The Essence of Retargetability

instruction Specification and Translation: A Recap






```
⇒GCC Solution: Standard Pattern Names
```

• Need: associate the semantics

```
(define_insn "movsi"
   (set (match_operand 0 "register_operand" "r")
        (match_operand 1 "const_int_operand" "k"))
   "" /* C boolean expression, if required */
   "li %0, %1"
```

2 July 2011



Translation Sequence in GCC

```
(define_insn
   "movsi"
   (set
        (match_operand 0 "register_operand" "r")
        (match_operand 1 "const_int_operand" "k")
        )
   "" /* C boolean expression, if required */
   "li %0, %1"
)
```

18/21

li \$t0, 10

Translation Sequence in GCC

```
(define_insn
   "movsi"
   (set
        (match_operand 0 "register_operand" "r")
        (match_operand 1 "const_int_operand" "k")
      )
   "" /* C boolean expression, if required */
   "li %0, %1"
)
```

(reg:SI 58 [D.1283])

(const_int 10: [0xa])

Essential Abstractions in GCC GCC Resource Center, IIT Bombay

(set

D.1283 = 10;

Intro to Machine Descriptions: The Essence of Retargetability

When are the machine descriptions read?

GCC Resource Center, IIT Bombay

Intro to Machine Descriptions: The Essence of Retargetability

The Essence of Retargetability

When are the machine descriptions read?

During the build process



19/21


2 July 2011


19/21


The Essence of Retargetability


When are the machine descriptions read?


- During the build process
- When a program is compiled by gcc the information gleaned from machine descriptions is consulted











Part 5

Summary

- GCC achieves retargetability by reading the machine descriptions and generating a back end customised to the machine descriptions
- Machine descriptions are influenced by:
 The HLLs, GCC architecture, and properties of target, host and build systems
- Writing machine descriptions requires: specifying the C macros, target instructions and any required support functions
- define_insn and define_expand are used to convert a GIMPLE representation to RTL