

Timed systems through the lens of logic

S. Akshay¹, P. Gastin², V. Jugé³, S. Krishna¹

¹ Dept of CSE, Indian Institute of Technology Bombay

² LSV, ENS-Paris Saclay & CNRS

³ LIGM, Université Paris-Est Marne la Vallée, CNRS

26 June 2019

LICS'2019, Vancouver, Canada

A global view of timed systems

A timed system has several parts:

- ❶ A regular way to generate behaviors: Automata, Expressions
- ❷ Timing features: Clock resets and guards, Event-clocks, Clock updates etc.

A global view of timed systems

A timed system has several parts:

- ❶ A regular way to generate behaviors: Automata, Expressions
- ❷ Timing features: Clock resets and guards, Event-clocks, Clock updates etc.
- ❸ Data structures: stacks, queues, bags, etc.

A global view of timed systems

A timed system has several parts:

- 1 A regular way to generate behaviors: Automata, Expressions
- 2 Timing features: Clock resets and guards, Event-clocks, Clock updates etc.
- 3 Data structures: stacks, queues, bags, etc.

Examples

- Timed automata, event clock automata [AD94,AFH99](#)
- Timed pushdown automata [BER94,AAS12](#)
- Timed message-passing automata [AGKS10,AAK18](#)

A global view of timed systems

A timed system has several parts:

- ❶ A regular way to generate behaviors: Automata, Expressions
- ❷ Timing features: Clock resets and guards, Event-clocks, Clock updates etc.
- ❸ Data structures: stacks, queues, bags, etc.

Examples

- Timed automata, event clock automata [AD94,AFH99](#)
 - Timed pushdown automata [BER94,AAS12](#)
 - Timed message-passing automata [AGKS10,AAK18](#)
-
- Popular approach: region construction. For each **timing feature** and each **data structure**, redo the proof.
 - Do we need to do this? Is there something unifying them?


A unifying graphical view

- A run of system S is a sequence of instructions
 - e.g., with a queue d_1 and stack d_2 consider

$\tau = \text{nop } w(d_1) \text{ nop } w(d_1) r(d_1) w(d_2) w(d_2) r(d_1) \text{ nop } r(d_2) r(d_2)$


A unifying graphical view

- A run of system S is a sequence of instructions
 - e.g., with a queue d_1 and stack d_2 consider
$$\tau = \text{nop } w(d_1) \text{ nop } w(d_1) r(d_1) w(d_2) w(d_2) r(d_1) \text{ nop } r(d_2) r(d_2)$$
- Gives rise to a node and edge-labeled graph G_τ




A unifying graphical view

- A run of system S is a sequence of instructions
- G_T is valid: push matches pop, FIFO on stack, LIFO on queue




A unifying graphical view

- A run of **timed** system S is a sequence of **timed** instructions
- G_τ is valid: push matches pop, FIFO on stack, LIFO on queue




A unifying graphical view

- A run of **timed** system S is a sequence of **timed** instructions
- G_τ is valid: push matches pop, FIFO on stack, LIFO on queue
- A run must be **realizable**, i.e., weighted graph WG_τ should not have negative cycle!



A unifying graphical view

- A run of **timed** system S is a sequence of **timed** instructions
- G_τ is valid: push matches pop, FIFO on stack, LIFO on queue
- A run must be **realizable**, i.e., weighted graph WG_τ should not have negative cycle!



So emptiness asks if there exists τ generated by S such that

(i) G_τ is valid and (ii) WG_τ is realizable?

Untimed setting- Use Courcelle's theorem

MP11,AKG12,AG14

- Show that graphs G_τ obtained have bounded tree-width
- Write validity in MSO over these graphs G_τ
- Interpret these graphs over trees, and reduce to emptiness of tree automata

Main questions:

- Is realizability MSO definable?
- Do timed graphs WG_τ have bounded tree-width?
- Can you avoid the complexity blowup?

Timed setting - for TPDA and restricted TMPDA

AGK16,AGKS17,AGK18

- Show that timed graphs from TPDA have bounded tree-width
- Directly and carefully build tree automata to check emptiness

Main question:

- how to handle generic data structures, timing features?
- Is there a higher level treatment, whereby we can avoid showing bound on tree-width for each timed system?

Timed setting - for TPDA and restricted TMPDA

AGK16,AGKS17,AGK18

- Show that timed graphs from TPDA have bounded tree-width
- Directly and carefully build tree automata to check emptiness

Main question:

- how to handle generic data structures, timing features?
- Is there a higher level treatment, whereby we can avoid showing bound on tree-width for each timed system?

Orthogonal technique for TA, TPDA

Encoding as registers and going via atoms [CL15](#),[CLLM17](#),[CL18](#)

Theorem

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

- width is the size of the largest antichain
- width=1 implies linear order, i.e., graphs coming from sequential systems.

Theorem

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

A template to analyze timed systems via graphs and logic

- 1 Timed systems to Graphs
 - allows us to decouple data structure G_τ and timing WG_τ issues
- 2 Graphs to Logic

Theorem

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

A template to analyze timed systems via graphs and logic

- ❶ Timed systems to Graphs
 - allows us to decouple data structure G_τ and timing WG_τ issues
- ❷ Graphs to Logic
 - Using above theorem above get Ψ for realizability over WG

Theorem

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

A template to analyze timed systems via graphs and logic

- ❶ Timed systems to Graphs
 - allows us to decouple data structure G_τ and timing WG_τ issues
- ❷ Graphs to Logic
 - Using above theorem above get Ψ for realizability over WG
 - A challenge: how do we relate the decoupled graphs?

Theorem

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

A template to analyze timed systems via graphs and logic

- ➊ Timed systems to Graphs
 - allows us to decouple data structure G_τ and timing WG_τ issues
- ➋ Graphs to Logic
 - Using above theorem above get Ψ for realizability over WG
 - Lemma: Given valid τ , WG_τ can be logically interpreted into G_τ . Thus convert Ψ over WG_τ into Ψ' over G_τ

Theorem

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

A template to analyze timed systems via graphs and logic

- ❶ Timed systems to Graphs
 - allows us to decouple data structure G_τ and timing WG_τ issues
- ❷ Graphs to Logic
 - Using above theorem above get Ψ for realizability over WG
 - Lemma: Given valid τ , WG_τ can be logically interpreted into G_τ . Thus convert Ψ over WG_τ into Ψ' over G_τ

Theorem

Emptiness of timed system can be reduced to satisfiability of formula in MSO/EQ-ICPDL

Theorem

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

A template to analyze timed systems via graphs and logic

- ➊ Timed systems to Graphs
 - allows us to decouple data structure G_T and timing WG_T issues
- ➋ Graphs to Logic
- ➌ (if you really want emptiness,) Logic back to Automata
 - under-approximate approach to decidability of emptiness.
 - e.g., if tree-width is bounded, then interpret these graphs in trees and obtain tree automata.

Theorem

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

A template to analyze timed systems via graphs and logic

- ➊ Timed systems to Graphs
 - allows us to decouple data structure G_T and timing WG_T issues
- ➋ Graphs to Logic
- ➌ (if you really want emptiness,) Logic back to Automata
 - under-approximate approach to decidability of emptiness.
 - e.g., if tree-width is bounded, then interpret these graphs in trees and obtain tree automata.
 - Note tree-width is now in untimed graphs G_T !

Theorem

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

A template to analyze timed systems via graphs and logic

- ➊ Timed systems to Graphs
 - allows us to decouple data structure G_T and timing WG_T issues
- ➋ Graphs to Logic
- ➌ (if you really want emptiness,) Logic back to Automata
 - under-approximate approach to decidability of emptiness.
 - e.g., if tree-width is bounded, then interpret these graphs in trees and obtain tree automata.
 - Note tree-width is now in untimed graphs G_T !
 - Using EQ-ICPDL instead of MSO gives good complexity

Theorem

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

A template to analyze timed systems via graphs and logic

- ❶ Timed systems to Graphs
 - allows us to decouple data structure G_T and timing WG_T issues
- ❷ Graphs to Logic
- ❸ (if you really want emptiness,) Logic back to Automata
 - under-approximate approach to decidability of emptiness.
 - e.g., if tree-width is bounded, then interpret these graphs in trees and obtain tree automata.
 - Note tree-width is now in untimed graphs G_T !
 - Using EQ-ICPDL instead of MSO gives good complexity

Extensions: Capture rich timing interplay & model checking

What logic shall we use?

Propositional dynamic logic with Intersection & Converse(ICPDL)

We have the following, with $p \in \Sigma$ and $\gamma \in \Gamma$:

$$\Phi ::= E \sigma : \neg \Phi : \Phi \vee \Phi$$

$$\sigma ::= T : p : \sigma \vee \sigma : \neg \sigma : \langle \pi \rangle \sigma : \text{loop}(\pi)$$

$$\pi ::= \xrightarrow{\gamma} : \text{test}\{\sigma\} : \pi + \pi : \pi \cdot \pi : \pi^* : \pi^{-1} : \pi \cap \pi$$

What logic shall we use?

Propositional dynamic logic with Intersection & Converse(ICPDL)

We have the following, with $p \in \Sigma$ and $\gamma \in \Gamma$:

$$\Phi ::= E\sigma : \neg\Phi : \Phi \vee \Phi$$

$$\sigma ::= \top : p : \sigma \vee \sigma : \neg\sigma : \langle\pi\rangle\sigma : \text{loop}(\pi)$$

$$\pi ::= \xrightarrow{\gamma} : \text{test}\{\sigma\} : \pi + \pi : \pi \cdot \pi : \pi^* : \pi^{-1} : \pi \cap \pi$$

- Φ are sentences, E existential node quantifier.
- σ node or state formulae with one (implicit) free FOvar
- π path or program formulae with two (implicit) free FOvar

What logic shall we use?


Propositional dynamic logic with Intersection & Converse(ICPDL)

We have the following, with $p \in \Sigma$ and $\gamma \in \Gamma$:

$$\Phi ::= E \sigma : \neg \Phi : \Phi \vee \Phi$$

$$\sigma ::= \top : p : \sigma \vee \sigma : \neg \sigma : \langle \pi \rangle \sigma : \text{loop}(\pi)$$

$$\pi ::= \xrightarrow{\gamma} : \text{test}\{\sigma\} : \pi + \pi : \pi \cdot \pi : \pi^* : \pi^{-1} : \pi \cap \pi$$



(Σ, Γ) -labeled graph, $\Sigma = \{p, q, r, s\}$, $\Gamma = \{c, e, d, f, \prec\}$

What logic shall we use?


Propositional dynamic logic with Intersection & Converse(ICPDL)

We have the following, with $p \in \Sigma$ and $\gamma \in \Gamma$:

$$\Phi ::= E \sigma : \neg \Phi : \Phi \vee \Phi$$

$$\sigma ::= \top : p : \sigma \vee \sigma : \neg \sigma : \langle \pi \rangle \sigma : \text{loop}(\pi)$$

$$\pi ::= \xrightarrow{\gamma} : \text{test}\{\sigma\} : \pi + \pi : \pi \cdot \pi : \pi^* : \pi^{-1} : \pi \cap \pi$$



$$E \langle (\text{test}\{p \vee q\} \cdot \xrightarrow{\gamma})^* \rangle r$$

$$\neg E \langle \xrightarrow{\gamma} \rangle (p \wedge s)$$

(Σ, Γ) -labeled graph, $\Sigma = \{p, q, r, s\}$, $\Gamma = \{c, e, d, f, \swarrow\}$

What logic shall we use?


Propositional dynamic logic with Intersection & Converse(ICPDL)

We have the following, with $p \in \Sigma$ and $\gamma \in \Gamma$:

$$\Phi ::= E \sigma : \neg \Phi : \Phi \vee \Phi$$

$$\sigma ::= \top : p : \sigma \vee \sigma : \neg \sigma : \langle \pi \rangle \sigma : \text{loop}(\pi)$$

$$\pi ::= \xrightarrow{\gamma} : \text{test}\{\sigma\} : \pi + \pi : \pi \cdot \pi : \pi^* : \pi^{-1} : \pi \cap \pi$$



(Σ, Γ) -labeled graph, $\Sigma = \{p, q, r, s\}$, $\Gamma = \{c, e, d, f, \prec\}$

$$E \langle (\text{test}\{p \vee q\} \cdot \xrightarrow{\prec})^* \rangle r$$

$$\neg E \langle \xrightarrow{\prec} \rangle (p \wedge s)$$

$$E \bigvee_{(d, d') \in (\Gamma \setminus \{\prec\})^2, d \neq d'} \text{loop}(\xrightarrow{d} \cdot \xrightarrow{d'}^{-1})$$

What logic shall we use?


Propositional dynamic logic with Intersection & Converse(ICPDL)

We have the following, with $p \in \Sigma$ and $\gamma \in \Gamma$:

$$\Phi ::= E \sigma : \neg \Phi : \Phi \vee \Phi$$

$$\sigma ::= \top : p : \sigma \vee \sigma : \neg \sigma : \langle \pi \rangle \sigma : \text{loop}(\pi)$$

$$\pi ::= \xrightarrow{\gamma} : \text{test}\{\sigma\} : \pi + \pi : \pi \cdot \pi : \pi^* : \pi^{-1} : \pi \cap \pi$$



(Σ, Γ) -labeled graph, $\Sigma = \{p, q, r, s\}$, $\Gamma = \{c, e, d, f, \prec\}$

$$E \langle (\text{test}\{p \vee q\} \cdot \xrightarrow{\prec})^* \rangle r$$

$$\neg E \langle \xrightarrow{\prec} \rangle (p \wedge s)$$

$$E \bigvee_{(d, d') \in (\Gamma \setminus \{\prec\})^2, d \neq d'} \text{loop}(\xrightarrow{d} \cdot \xrightarrow{d'}^{-1})$$

$$E \langle \text{test}\{s\} \cdot \xrightarrow{e} \cdot \text{test}\{r\} \cdot \xrightarrow{f} \cdot \text{test}\{s\} \cdot \xrightarrow{d}^{-1} \cdot \xrightarrow{c} \rangle p$$

What logic shall we use?

Propositional dynamic logic with Intersection & Converse(ICPDL)

We have the following, with $p \in \Sigma$ and $\gamma \in \Gamma$:

$$\Phi ::= E\sigma : \neg\Phi : \Phi \vee \Phi$$

$$\sigma ::= \top : p : \sigma \vee \sigma : \neg\sigma : \langle\pi\rangle\sigma : \text{loop}(\pi)$$

$$\pi ::= \xrightarrow{\gamma} : \text{test}\{\sigma\} : \pi + \pi : \pi \cdot \pi : \pi^* : \pi^{-1} : \pi \cap \pi$$

EQ-ICPDL(Σ, Γ) allows $\exists$ -quant over new propositional variables

$\Psi = \exists p_1, \dots, p_n \Phi$ where $AP = \{p_1, \dots, p_n\}$ is disjoint from Σ and $\Phi \in \text{ICPDL}(\Sigma \uplus AP, \Gamma)$.

Why this dynamic logic

Reasons for using EQ-ICPDL

- The talk got scheduled in session titled “dynamic logics”!

Why this dynamic logic

Reasons for using EQ-ICPDL

- The talk got scheduled in session titled “dynamic logics”!
- Many properties are easier to write!

Why this dynamic logic

Reasons for using EQ-ICPDL

- The talk got scheduled in session titled “dynamic logics”!
- Many properties are easier to write!
- EQ-ICPDL is strictly contained in MSO

Why this dynamic logic

Reasons for using EQ-ICPDL

- The talk got scheduled in session titled “dynamic logics”!
- Many properties are easier to write!
- EQ-ICPDL is strictly contained in MSO
- The following theorem by Göller, Lohrey, Lutz

Theorem [GLL09]

Given $k \geq 1$ in unary and a formula Ψ in $\text{EQ-ICPDL}(\Sigma, \Gamma)$ of intersection width bounded by a constant, checking whether $G \models \Psi$ for some (Σ, Γ) -labeled graph G whose tree-width is at most k can be solved in EXPTIME.

Solving realizability by modulo counting

G is realizable

iff $\exists ts : V \rightarrow \mathbb{R}$ s.t


- $\forall u \curvearrowright^a v, ts(v) - ts(u) \leq a$
- $\forall u \rightarrow v, 0 \leq ts(v) - ts(u)$

Solving realizability by modulo counting

Assume only closed guards: G is realizable

iff $\exists ts : V \rightarrow \mathbb{N}$ s.t

- $\forall u \curvearrowright^a v, ts(v) - ts(u) \leq a$
- $\forall u \rightarrow v, 0 \leq ts(v) - ts(u)$




Solving realizability by modulo counting

Assume only closed guards: G is realizable

iff $\exists ts : V \rightarrow \mathbb{N}$ s.t


- $\forall u \curvearrowright^a v, ts(v) - ts(u) \leq a$
- $\forall u \rightarrow v, 0 \leq ts(v) - ts(u) \leq M - 1$, where M is max const



Solving realizability by modulo counting

Assume only closed guards: G is realizable


iff $\exists ts : V \rightarrow \mathbb{N}$ s.t. $\forall u \leadsto^a v, ts(v) - ts(u) \leq a$.



Solving realizability by modulo counting

Assume only closed guards: G is realizable

iff $\exists ts : V \rightarrow \mathbb{N}$ s.t. $\forall u \curvearrowright^a v, ts(v) - ts(u) \leq a$.




$\exists tsm : V \rightarrow \{0, \dots, M - 1\}$ s.t. $\forall u \curvearrowright^a v,$

- if $u \preceq v$, then $(tsm(v) - tsm(u))[M] \leq a$
- if $v \prec u$, then $(tsm(v) - tsm(u))[M] \geq -a$

Solving realizability by modulo counting

Assume only closed guards: G is realizable

iff $\exists ts : V \rightarrow \mathbb{N}$ s.t. $\forall u \curvearrowright^a v, ts(v) - ts(u) \leq a$.




$\exists tsm : V \rightarrow \{0, \dots, M-1\}$ s.t. $\forall u \curvearrowright^a v$,

- if $u \preceq v$, then $(tsm(v) - tsm(u))[M] \leq a$
- if $v \prec u$, then $(tsm(v) - tsm(u))[M] \geq -a$ or modulo counting grew big in between

Solving realizability by modulo counting

Assume only closed guards: G is realizable

iff $\exists ts : V \rightarrow \mathbb{N}$ s.t. $\forall u \leadsto^a v, ts(v) - ts(u) \leq a$.




$\exists tsm : V \rightarrow \{0, \dots, M-1\}$ s.t. $\forall u \leadsto^a v$,

- if $u \preceq v$, then $(tsm(v) - tsm(u))[M] \leq a$
- if $v \prec u$, then $(tsm(v) - tsm(u))[M] \geq -a$ **or modulo counting grew big in between**

Solving realizability by modulo counting

Assume only closed guards: G is realizable

iff $\exists ts : V \rightarrow \mathbb{N}$ s.t. $\forall u \leadsto^a v, ts(v) - ts(u) \leq a$.




$\exists tsm : V \rightarrow \{0, \dots, M-1\}$ s.t. $\forall u \leadsto^a v$,

- if $u \preceq v$, then $(tsm(v) - tsm(u))[M] \leq a$ and modulo counting didn't grow big in between
- if $v \prec u$, then $(tsm(v) - tsm(u))[M] \geq -a$ or modulo counting grew big in between

Solving realizability by modulo counting

Assume only closed guards: G is realizable

iff $\exists ts : V \rightarrow \mathbb{N}$ s.t. $\forall u \leadsto^a v, ts(v) - ts(u) \leq a$.




iff $\exists tsm : V \rightarrow \{0, \dots, M-1\}$ s.t. $\forall u \leadsto^a v$,

- if $u \preceq v$, then $(tsm(v) - tsm(u))[M] \leq a$ and modulo counting didn't grow big in between
- if $v \prec u$, then $(tsm(v) - tsm(u))[M] \geq -a$ or modulo counting grew big in between

Solving realizability by modulo counting

Assume only closed guards: G is realizable

iff $\exists ts : V \rightarrow \mathbb{N}$ s.t. $\forall u \curvearrowright^a v, ts(v) - ts(u) \leq a$.



iff $\exists tsm : V \rightarrow \{0, \dots, M-1\}$ s.t. $\forall u \curvearrowright^a v$,

- if $u \preceq v$, then $(tsm(v) - tsm(u))[M] \leq a$ and modulo counting didn't grow big in between
- if $v \prec u$, then $(tsm(v) - tsm(u))[M] \geq -a$ or modulo counting grew big in between

(u, v) is big if $\exists u \prec w \prec x \preceq v$ s.t.

$$(tsm(w) - tsm(u))[M] + (tsm(x) - tsm(w))[M] \geq M$$

Writing it in EQ-ICPDL

Realizable iff $\exists tsm : V \rightarrow \{0, \dots, M-1\}$ s.t. $\forall u \curvearrowright^a v$,

- if $u \preceq v$, then $(tsm(v) - tsm(u))[M] \leq a$ and (u, v) is not big
- if $v \prec u$, then $(tsm(v) - tsm(u))[M] \geq -a$ or (u, v) is big

where (u, v) is big if $\exists u \prec w \prec x \preceq v$ s.t

$$(tsm(w) - tsm(u))[M] + (tsm(x) - tsm(w))[M] \geq M$$

$$\text{BigPath} = \sum_{\substack{0 \leq i, j, k < M \\ (j-i)[M] + (k-j)[M] \geq M}} \text{test}\{p_i\} \cdot \rightarrow^+ \cdot \text{test}\{p_j\} \cdot \rightarrow^+ \cdot \text{test}\{p_k\} \cdot \rightarrow^*$$

Writing it in EQ-ICPDL

Realizable iff $\exists tsm : V \rightarrow \{0, \dots, M-1\}$ s.t. $\forall u \curvearrowright^a v$,

- if $u \preceq v$, then $(tsm(v) - tsm(u))[M] \leq a$ and (u, v) is not big
- if $v \prec u$, then $(tsm(v) - tsm(u))[M] \geq -a$ or (u, v) is big

where (u, v) is big if $\exists u \prec w \prec x \preceq v$ s.t

$$(tsm(w) - tsm(u))[M] + (tsm(x) - tsm(w))[M] \geq M$$

$$\text{BigPath} = \sum_{\substack{0 \leq i, j, k < M \\ (j-i)[M] + (k-j)[M] \geq M}} \text{test}\{p_i\} \cdot \rightarrow^+ \cdot \text{test}\{p_j\} \cdot \rightarrow^+ \cdot \text{test}\{p_k\} \cdot \rightarrow^*$$

$$(u, v) \text{ is not big} = \neg E \bigvee_{-M < \alpha < M} \text{loop}(\text{BigPath} \cdot \xrightarrow{\leq \alpha}^{-1})$$

Realizable iff $\exists tsm : V \rightarrow \{0, \dots, M-1\}$ s.t. $\forall u \curvearrowright^a v$,

- if $u \preceq v$, then $(tsm(v) - tsm(u))[M] \leq a$ and (u, v) is not big
- if $v \prec u$, then $(tsm(v) - tsm(u))[M] \geq -a$ or (u, v) is big

where (u, v) is big if $\exists u \prec w \prec x \preceq v$ s.t.

$$(tsm(w) - tsm(u))[M] + (tsm(x) - tsm(w))[M] \geq M$$

Realizable = $\exists p_1, \dots, p_{M-1}$ Partition $\wedge$ Forward $\wedge$ Backward

$$\text{Partition} = A \bigvee_{0 \leq i < M} [p_i \wedge \bigwedge_{j \neq i} \neg p_j]$$

$$\text{Forward} = \neg E \bigvee_{-M < \alpha < M} \text{loop}(\text{BigPath} \cdot \xrightarrow{\leq \alpha}^{-1}) \wedge \neg E \bigvee_{\substack{0 \leq i, j < M \\ (j-i)[M] > \alpha}} \text{loop}(\text{test}\{p_i\} \cdot \xrightarrow{\leq \alpha} \cdot \text{test}\{p_j\} \cdot (\rightarrow^{-1})^+)$$

Similarly for Backward, but need to define $\neg \text{BigPath}$ (see paper)

What about strict/open guards

What happens when there are both closed and open guards?

Realizable $\implies \exists tsm : V \rightarrow \{0, \dots, M-1\}$ s.t. $\forall u \curvearrowright^a v$,

- if $u \preceq v$, then $(tsm(v) - tsm(u))[M] \leq a$ and (u, v) is not big
- if $v \prec u$, then $(tsm(v) - tsm(u))[M] \geq -a$ or (u, v) is big

What about strict/open guards

What happens when there are both closed and open guards?

Realizable $\implies \exists tsm : V \rightarrow \{0, \dots, M-1\}$ s.t. $\forall u \curvearrowright^a v$,

- if $u \preceq v$, then $(tsm(v) - tsm(u))[M] \leq a$ and (u, v) is not big
- if $v \prec u$, then $(tsm(v) - tsm(u))[M] \geq -a$ or (u, v) is big

But the reverse direction is not true, since strictness could invalidate assignments.

What about strict/open guards

What happens when there are both closed and open guards?

Realizable $\implies \exists tsm : V \rightarrow \{0, \dots, M-1\}$ s.t. $\forall u \curvearrowright^a v$,

- if $u \preceq v$, then $(tsm(v) - tsm(u))[M] \leq a$ and (u, v) is not big
- if $v \prec u$, then $(tsm(v) - tsm(u))[M] \geq -a$ or (u, v) is big

But the reverse direction is not true, since strictness could invalidate assignments.

Capturing strict guards

- Consider the orderings of fractional parts.
- These should not form a cycle which a strict constraint within!
- Uses intersection (but with intersection-width 2).


Realizable = $\exists p_1, \dots, p_{M-1}$ Partition $\wedge$ Forward $\wedge$ Backward $\wedge$ noFracCycle

Realizability is not MSO definable without the linear order

- Width of a partial order = maximal size of anti-chain.
- Linear order has width 1.


Realizability is not MSO definable without the linear order

- Width of a partial order = maximal size of anti-chain.
- Linear order has width 1.
- Consider the following example with width 2.




Realizability is not MSO definable without the linear order

- Width of a partial order = maximal size of anti-chain.
- Linear order has width 1.
- Consider the following example with width 2.
- The graph is **realizable** iff #blue edges is $\geq$ #red edges.



Realizability is not MSO definable without the linear order

- Width of a partial order = maximal size of anti-chain.
- Linear order has width 1.
- Consider the following example with width 2.
- The graph is **realizable** iff #blue edges is $\geq$ #red edges.
- Cannot be expressed in MSO (formal proof by backward translation).



A two step template to capture rich timing features

- Capture timing as edges on graph
- Relate the events in logic

A two step template to capture rich timing features

- Capture timing as edges on graph
- Relate the events in logic

Example: event-clock $next_a$

A two step template to capture rich timing features

- Capture timing as edges on graph
- Relate the events in logic

Example: event-clock $next_a$

- edge between current event and next occurrence of a .

$$\sum_{a \in AP} \text{test}\{(next_a \triangleleft \alpha)\} \cdot \rightarrow \cdot (\text{test}\{\neg a\} \cdot \rightarrow)^* \cdot \text{test}\{a\}$$

A two step template to capture rich timing features

- Capture timing as edges on graph
- Relate the events in logic

Clock tracking/renaming




Figure: Intricate flow of information in complex updates.

A two step template to capture rich timing features

- Capture timing as edges on graph
- Relate the events in logic

Clock tracking/renaming




Figure: Intricate flow of information in complex updates.

Application and extensions

A two step template to capture rich timing features

- Capture timing as edges on graph
- Relate the events in logic

Clock tracking/renaming




Figure: Intricate flow of information in complex updates.

More in the paper: Model checking

Untimed and some limited timed specifications.

Highlights

- Realizability is MSO definable over sequential systems
- Template for analyzing rich time features in systems with data structures using graphs and logic
- Use EQ-ICPDL instead of MSO to obtain good complexity

Highlights

- Realizability is MSO definable over sequential systems
- Template for analyzing rich time features in systems with data structures using graphs and logic
- Use EQ-ICPDL instead of MSO to obtain good complexity

Future work

- More consequences and applications.
- Distributed systems.
- A converse characterization?!