

Reduced Ordered Binary Decision Diagrams and And-Inverter Graphs

SUPRATIK CHAKRABORTY Dept. of Computer Sc & Engg. Indian Institute of Technology Bombay

Reduced Ordered Binary Decision Diagrams



Binary Decision Diagrams (BDDs)

- » Graphical representation [Lee, Akers, Bryant]
 - > Efficient representation & manipulation of Boolean functions in many practical cases

X₃

- > Enables efficient verification/analysis of a large class of designs
- > Worst-case behavior still exponential
- » Example: $f = (x_1 \land x_2) \lor \neg x_3$
 - > Represent as binary tree
 - > Evaluating f:
 - + Start from root
 - + For each vertex labeled x_i
 - take dotted branch if $x_i = 0$
 - else take solid branch




Binary Decision Diagrams (BDDs)

» Underlying principle: Shannon decomposition

+ $f(x_1, x_2, x_3) = x_1 \land f(1, x_2, x_3) \lor \neg x_1 \land f(0, x_2, x_3)$

 $= \mathbf{x}_1 \wedge (\mathbf{x}_2 \vee \neg \mathbf{x}_3) \vee \neg \mathbf{x}_1 \wedge (\neg \mathbf{x}_3)$

- + Can be applied recursively to $f(1, x_2, x_3)$ and $f(0, x_2, x_3)$
 - Gives tree
- + Extend to n arguments
- » Number of nodes can be exponential in number of variables



Restrictions on BDDs


» Ordering of variables

> In all paths from root to leaf, variable labels of nodes must appear in a specified order

» Reduced graphs

- > No two distinct vertices must represent the same function
- > Each non-leaf vertex must have distinct children





$$f = (\neg x_1 \land \neg x_2) \lor (x_1 \land x_2) \lor (x_1 \land \neg x_3)$$


REDUCED ORDERED BDD (ROBDD): Directed Acyclic Graph

ROBDDs

» Properties

- > Unique (canonical) representation of f for given ordering of variables
 - + Checking f1 = f2 reduces to checking if ROBDDs are isomorphic
- > Shared subgraphs: size reduction
- > Every path doesn't have all labels x1, x2, x3
- > Every non-leaf vertex has a path to 0 and 1

So far good !




ROBDDs, if-then-else, Multiplexors

» The"ite" operator


> Ite (x, y, z) = $(x \land y) \lor (\neg x \land z)$, informally "if (x) then (y) else (z)"

- > Can express any binary Boolean operation using "ite"
 - + $x \land y = ite(x, y, 0); \neg x = ite(x, 0, 1); x \lor y = ite(x, 1, y);$
- » ROBDDs represent nested "ite" applications



f = ite(x₁, ite(x₂, 1, ite(x₃, 0, 1)), ite(x₃, 0, 1))

» **ROBDDs represent multiplexor circuits**



Operations on ROBDDs

» View ROBDDs as representing "ite" operators

- > top(f): topmost variable in ROBDD for f
- > f_v : co-factor of f with respect to v (f with variable v set to 1)
- > $f_{\neg v}$: co-factor of f with respect to $\neg v$ (f with variable v set to 0)
- > f = ite (v, $f_v f_{\neg v}$), where v = top(f)

» Negation

Directly implementable as ROBDD

- > NOT(f) = ite $(v, NOT(f_v), NOT(f_{\neg v}))$
- > Recursive formulation; termination: NOT(0) = 1, NOT(1) = 0;
- > Simply swap 0-leaf and 1-leaf
- » Binary Boolean operator OP (\land , \lor , \oplus , \rightarrow , ...)
 - > Same ordering of variables in ROBDDs for f and g
 - > v = variable lowest in order among top(f) and top(g)
 - > f OP g = ite ($v, f_v OP g_v, f_{\neg v} OP g_{\neg v}$)
 - > Recursive formulation; termination. ; OD h where $g \in \{0, 1, h, \neg h\}$, $h \in \{0, 1, g, \neg g\}$
 - > $f_v = f_{\neg v} = f$ if f doesn't depend on v

Directly implementable as ROBDD

Operations on ROBDDs

» ite(f, g, h)

- > Same ordering of variables in ROBDDs for f, g, h
- > v = topmost variable among top(f), top(g), top(h)
- > ite(f, g, h) = ite (v, ite(f_v, g_v, h_v), ite(f_{¬v}, g_{¬v}, h_{¬v}))
- > Recursive formation: ite(1, g, h) = g; ite(0, g, h) = h;

Directly implementable as ROBDD

» compose(f, v, h)

- > Same ordering of variables in ROBDDs for f, h
- > Replace variable v in f by function h
- > Let u = top(f)

Directly implementable as ROBDD

ite(f, g, g) = g

- > compose(f, v, h) = ite(\overline{u} , compose(f_u , v, h_u), compose($f_{\neg u}$, v, $h_{\neg u}$))
- > Recursive formulation; termination: if v < u, compose(f, v, h) = f;</p>

if (v == u), compose(f, v, h) = ite(h, $f_u, f_{\neg u}$)


- » Is f satisfiable? Is f a tautology? Is f a contradiction?
 - > Does ROBDD for f have a 1-leaf? Is ROBDD for f a single 1-leaf? A single 0-leaf?

Counting Satisfying Assignments

» ROBDDs can be used to count satisfying assignments of f

- > count(0) = 0; count(1) = 1
- > For all nodes g in bottom-up order
 - + Let v = top(g)
 - + Let a = # variables in variable order between v and top($g_{\neg v}$)
 - + Let b = # variables in variable order between v and top(g_v)
 - + count(g) = count($g_{\neg v}$) × 2^a + count(g_v) × 2^b
- > count(f) = # satisfying assignments of f
- » Polynomial in ROBDD size
- » Counting satisfying assignments of CNF/DNF formulae
 - > **#P-complete**
 - > For every variable order, ROBDD must be large for some CNF/DNF formulas

Example of ROBDD Operation



ROBDDs: Complexity of Operations

Operation (G_i: ROBDD for f_i)

- » reduce (G)
 - > BDD G reduced to canonical form (ROBDD)
- » complement(f)
- » ite(f₁, f₂, f₃)
- » compose (f₁, v, f₂)
- » satisfy-one(f)
 - > Find one assignment of $x_1, ..., x_n$ for which $f(x_1, ..., x_n) = 1$
- » model-count(f)
 - > Number of satisfying assignments of f(x₁, ... x_n)
- » restrict (f, x_i, 1) or restrict (f, x_i, 0)
 - > Find ROBDD for f(x1, x2, ...,1, ... xn) or f(x1, x2, ... 0 ... xn)

Time & Size of result **O(|G|)** O(1) time, O(|G|) size $O(|G_1|.|G_2|)$ $O(|G_1|.|G_2|.|G_3|)$ $O(|G_1|^2, |G_2|)$ **O(n)** O(|G|.n) **O(|G|)**

Key Takeaways


- » Complexity polynomial in sizes of argument ROBDDs
 - > If sizes can be kept under control, we are in business!
 - > ROBDD size limiting factor in most applications
- » If arguments to an operation are ROBDDs, result is also an ROBDD.

» Quantification:

- > $\exists x1. f(x1, x2, x3) = f(0, x2, x3) \lor f(1, x2, x3)$
- > $\forall x1. f(x1, x2, x3) = f(0, x2, x3) \land f(1, x2, x3)$

Useful in model checking if next-state functions and characteristic functions of sets of states can be represented succinctly

Variable Ordering Problem



Variable Ordering Problem

» ROBDD size

> Extremely sensitive to variable ordering

+ f = $(x_1 \land x_2) \lor (x_3 \land x_4) \lor \dots \lor (x_{2n-1} \land x_{2n})$

- 2n+2 vertices for order $x_1 < x_2 < x_3 < x_4 < ... x_{2n-1} < x_{2n}$

 -2^{n+1} vertices for order $x_1 < x_{n+1} < x_2 < x_{n+2} < ... x_n < x_{2n}$

- + f = $x_1 \wedge x_2 \wedge x_3 \wedge \dots \wedge x_n$
 - n+2 vertices for all orderings
- + Exponential regardless of variable ordering
 - Consider bits i and 2n-i of product of two n-bit integers
 - For every variable order, one of the above BDDs exponential
- + Determining best variable order for arbitrary functions is computationally intractable
- > Heuristics: Static ordering, Dynamic ordering

Variable Ordering Solutions


» Static ordering

- > Common heuristics based on "structure" (graph representation) of function
- > Other heuristics: simulated annealing, genetic algorithms, machine learning ...
- > Rules of thumb
 - + Control variables closer to root
 - + "Related" variables close in order
- > f = $(x_1 \land x_2) \lor (x_3 \land x_4) \lor (x_5 \land x_6)$
 - + $\{x_1, x_2\}, \{x_3, x_4\}$ and $\{x_5, x_6\}$: sets of "related" variables
 - + $(x_1 < x_2 < x_3 < x_4 < x_5 < x_6)$ or $(x_5 < x_6 < x_1 < x_2 < x_3 < x_4)$ gives smaller ROBDD than $(x_1 < x_3 < x_5 < x_2 < x_4 < x_6)$
- > g = (a > b), where a and b are 32-bit unsigned integers
 - + $(a_{31} < b_{31} < b_{30} < b_{30} < \dots a_1 < b_1 < a_0 < b_0)$ gives smaller ROBDD than $(a_{31} < a_{30} < \dots a_1 < a_0 < b_{31} < b_{30} < \dots b_1 < b_0)$ or $(a_0 < b_0 < a_1 < b_1 < \dots a_{30} < b_{30} < a_{31} < b_{31})$

Variable Ordering Solutions

» Dynamic ordering

- > Starts with user-provided static order
- > If dynamic re-ordering triggered on-the-fly, evaluate benefits of re-ordering small subset of variables
 - + If beneficial, re-order and repeat until no benefit
- > Expensive in general, sophisticated triggers essential
- > Key observation [Friedman]: Given ROBDD with $x_1 < ... x_i < x_{i+1} < ... x_n$,
 - + Permuting $x_1 \dots x_i$ has no effect on ROBDD nodes labeled by $x_{i+1} \dots x_n$
 - + Permuting $x_{i+1} \dots x_n$ has no effect on ROBDD nodes labeled by $x_1 \dots x_i$
 - + Variables in adjacent levels easily swappable



Variable Ordering Solutions

» Dynamic ordering

- > Sifting individual variables
 - + For each ROBDD variable,
 - Swap with adjacent layer until it reaches root
 - Swap with adjacent layer until it reaches bottom
 - Reorder variable to position with minimum ROBDD size
 - Heuristic stopping conditions
 - + Greedy approach may miss good orderings
- > Sifting groups of "related" variables
 - + Keep "related" variables close in order when sifting with respect to others
 - + Sift "related" variables within group
 - + Can obtain good orders missed by sifting individual variables
- > All sifting heuristics are expensive; triggers must be carefully designed

Implementating ROBDD Packages

» Shared ROBDDs

- > Multiple functions represented simultaneously as a multi-rooted DAG.
- > Each root and descendants form an ROBDD
- > Different roots can share subgraphs
- > Variable ordering same for all functions represented

» Unique Table: a hash table

- > Every ROBDD node characterized by (v, f₁, f₀)
 - + v : variable; f₁, f₀: ROBDD node pointers to 1-child and 0-child
- > Hash table: key = (v, f_1 , f_0); value = pointer to ROBDD node for (v, f_1 , f_0)
- > When creating ROBDD node for (v, f_1 , f_0), first check in unique table
 - + Create new node only if not it unique table; create and insert in unique table
 - + Otherwise, re-use ROBDD node from unique table
- > Structural hashing

» Computed Table: a software cache

- > Hash table without collision chains
- > Remember results of recent ROBDD operations for later re-use
- > Key: (BinaryOp, f_1 , f_2) or (TernaryOp, f_1 , f_2 , f_3); Value: ROBDD for result
- > Insert every time a new result is computed

Implementing ROBDD Packages

» Complement edges

- > Represent by bubbles
- > If a node is reached by a complement edge, take complement of function represented by the node
- > Complementation: O(1) time and space


» Garbage collection

- > Keep track of references (pointers) to each ROBDD node
- > If RefCount(node) becomes 0, move to "death row"
 - + Do not remove from Unique Table or Computed Table
 - + #nodes > threshold \Rightarrow

free all nodes in "death row" and remove from Unique & Computed Tables

+ Reference to node on "death row" (before it is freed) removes it from "death row"

$$f = \neg ((x_1 \land \neg x_2 \land x_3) \lor (\neg x_1 \land \neg x_3))$$



Some BDD Variants

» Multi-Terminal BDDs (MTBDDs)

- > Leaf nodes can be any integer in 0 to k
- > Used in representing & manipulating multi-valued logic systems
- » Edge-Valued BDDs (EVBDDs)
 - > Used for multi-valued logic systems, representing linear expressions etc.

» Binary Moment Diagrams (BMDs)

> Proven useful for reducing size of representation of integer multipliers --multiplier verification

» Zero-Suppressed BDDs (ZBDDs)

- > No 1-edge ever points to the 0 leaf
- > Canonical for a given variable order [Minato]
- > Useful for compactly representing sparse sets of elements

Some BDD Variants

» Partitioned ROBDDs

- > Partition input space into disjoint "windows" {w₁, ... w_n}
- > Variable order π_i associated with window w_i
 - + May differ across windows
- > Given Boolean function f,
 - + For each window w_i, let $f_i = w_i \wedge f$
 - + Represent f as $\{(w_1, f_1), ..., (w_n, f_n)\}$
 - + Each (w_i, f_i) represented as pair of ROBDDs using π_i
 - Using different π_i for different w_i, significant reduction in representation size possible

+ f = $f_1 \wedge \dots \wedge f_n$

> Canonical for a given choice of $\{w_1, \dots, w_n\}$ and $\{\pi_i, \dots, \pi_n\}$ [Narayan]

BDD Packages Out There


- » CUDD package (Colorado University)
- » CMU BDD package
- » TiGeR (commercial package)
- » CAL (University of California, Berkeley)
- » EHV
- **》**

And-Inverter Graphs



And-Inverter Graphs (AIGs)


- » AND and NOT functionally complete for Boolean algebra
- » Associativity of AND \Rightarrow 2-input AND gate suffices
- » Represent a Boolean function as a directed acyclic graph
 - > Nodes are 2-input AND gates: indegree = 2 (always!), outdegree arbitrary
 - > Bubbled edges represent logical negation



Properties of AIGs


» Non-canonical

- > Structurally different AIGs for same function
- » Size: # AND gates
- » Depth: longest path from root to leaf
- » Efficient construction from circuits
 - > Linear in size of circuits built of AND, NOT, OR, NAND, NOR, XOR, XNOR, ... gates



> Replace each gate by AIG equivalent; remove paired bubbles on edges

+ AIG equivalent of common Boolean gates: size & depth linear in # inputs



» Can be exponentially more succinct than CNF/DNF + n-input XOR gate

Properties of AIGs


» Can be exponentially more succinct than BDDs

- > n-bit integer multiplier
- > Consider bits i and 2n-i of product
 - + For every BDD variable ordering, one of the above BDDs exponential in n
 - + There exists a circuit, and hence AIG, for both bits that is linear in n
- » Tautology checking requires checking satisfiability (SAT solving) of output
- » Linear time conversion to CNF for SAT solving
 - > Tseitin encoding: coming soon!

» Uniform structure of AIGs (2-input AND and NOT) useful in circuit-based SAT solving

Operations on AIGs

- » Negation:
 - > Add a bubbled edge
 - > Similar to complemented edges in ROBDD packages
- » Binary/ternary Boolean operations
 - > NOT, AND, OR, XOR, NAND, NOR, XNOR. ITE, ...



¬ f

» compose(f, v, h)

- > compose(\neg g, v, h) = \neg compose(g, v, h)
- > compose(g₁ ∧ g₂, v, h) = compose(g₁, v, h) ∧ compose(g₂, v, h)
- > Recursive formulation; termination: compose(v, v, h) = h; compose(u,v, h) = u

Var/constant other than v


Operations on AIGs

- » Is f satisfiable? Is f a tautology? Is f a contradiction?
 - > Requires SAT solving: Is SAT(f)? Is SAT(\neg f)?

» Complexity of operations (preserve AIGs of arguments)


<u>Operation (G_i: AIG for f_i)</u>	<u>Time</u>	<u>Size of result</u>
<pre>> complement(f)</pre>	O(1)	O(G)
> f ₁ OP f ₂	O(1)	O(G ₁ + G ₂)
+ Binary Boolean operations		
> ite(f ₁ , f ₂ , f ₃)	O(1)	O(G ₁ + G ₂ + G ₃))
<pre>> compose(f₁, v, f₂)</pre>	O(G ₁)	O(G ₁ + G ₂)
> satisfy-one(f)	NP-complete	O(n)
> model-count(f)	#P-complete	O(n)
> restrict(f, v, 0) or restrict(f, v, 1)	O(G)	O(G)
AIGs + Powerful Modern SAT solvers:		
Scalable approach to large industrial-scale problems		

Example of AIG Operation



Simplifying AIGs: Rewrite Rules

» Sampling of simple rewrite rules:




AIG based tools have tens of such rewrite rules

Peephole optimization restricted to AIGs of \approx 4 inputs

Empirically, very effective in reducing AIG sizes


Rewrite Rules and Sharing

» Some locally size-reducing rewrite rules can be globally size-increasing in the presence of shared AIG nodes



Simplifying AIGs: Structural Hashing

» Ideally, AIG should not have two nodes representing same function



> r = $p \land q$; s = $p \land q$: AIG nodes with both inputs same


» Structural hashing (strash) when constructing AIG

- > No two nodes must have both inputs same
 - + Maintain hash table with inputs (i₁, i₂) as key and pointer to node representing (i₁ \land i₂) as value
- > No nodes with constant inputs or single input
 - + Use rewrites

Simplifying AIGs: strash


» Using strash

- > Before creating a new node with inputs (i_1, i_2) , check if hash table has entry with key (i_1, i_2) or (i_2, i_1)
 - + Alternatively, impose ordering on nodes, check for (min(i₁, i₂), max(i₁, i₂))
- > If yes, use value from hash table
- > Else, create new node with inputs (i1, i2) and make a new entry in hash table



Beyond strash & rewrite

» Even after using strash & rewrite, AIG may contain nodes representing the same or complemented function




- > $p = a \oplus b; q = \neg (a \oplus b)$
- > Desirable to merge p and q, and use bubbles on outgoing edges to denote complementation
- > strash does not help here!
- > Solution: Check if $(p \leftrightarrow q)$ or $(p \leftrightarrow \neg q)$ is a tautology (SAT solving!) If yes, merge nodes & use bubbles appropriately on outgoing edges


Simplifying AIGs: fraig

» Functionally Reduced AIG (FRAIG)

- > No two nodes represent the same or complemented function
 - + Similar idea used for ROBDDs as well !
- > For every pair (u, v) of nodes (including constant node 1)
 - + If (u \leftrightarrow v) is a tautology, merge nodes u and v in AIG
 - + If (u $\leftrightarrow \neg$ v) is a tautology, merge nodes u and v in AIG, and use bubbles appropriately on outgoing edges
 - + Use simplification rules and structural hashing all throughout



Simplifying AIGs: fraig, strash, rewrite




Fraig-ing ≠ Canonicalization

- » Canonical \Rightarrow only 1 representation for a function
- » Two FRAIGs for a $\wedge\, b \wedge c \wedge d$
 - > Individually, fraig-reduced & strash-reduced
 - > Structurally very different
- » Semi-canonical
 - > Within the same AIG manager, only one representation for a function after fraig-ing

» fraig-ing can be expensive

- > AIG with n nodes \Rightarrow n.(n-1)/2 SAT solver calls (naïve approach!)
- > Solution:
 - + Restrict pairs of nodes for which SAT solver calls needed
 - + fraig infrequently design sophisticated trigger conditions



Practical fraig-ing

» Efficiently partition nodes into classes

- > Put all nodes (including inputs, internal nodes, constants) in one partition
- > Repeat sufficiently many times
 - + Pick random 0/1 input vector and evaluate all nodes
 - + Refine each partition: nodes evaluating to 1, nodes evaluating to 0
- > Use input vectors that distinguish all pairs of primary inputs
- > Nodes in same class potentially functionally equivalent
- > Nodes in different classes certainly not functionally equivalent

» Check functional equivalence of node pairs in same class

- > Node pair (a, b): Is $(a \land \neg b) \lor (b \land \neg a)$ satisfiable? SAT solver calls
- > If UNSAT, a \leftrightarrow b: Merge a and b
- > If SAT, use satisfying assignment to refine partition containing a and b
- > Prune pairs by strash-ing
 - + (a \leftrightarrow b) and (c \leftrightarrow d) \Rightarrow (a \land c) \leftrightarrow (b \land d)

Other Operations on AIGs

- » AlGs useful for synthesis, verification, technology mapping, ... of circuits
- » Some other common operations (package-dependent)
 - > balance
 - + Minimize depth of AIG
 - + Useful for optimizing delays
 - > refactor
 - + Introduce cut in AIG (several cost-functions can be used)
 - + Express function of AIG node in terms of cut: cut-function
 - + Factor cut-function, if possible, & accept change if #nodes in AIG reduces
 - > collapse
 - + Recursively compose functions of fanin nodes into fanout nodes, building global functions using BDD/SOP/POS
 - + AIG to BDD/SOP/POS conversion
 - + Doesn't scale to large circuits

AIG to CNF

» Most modern SAT solvers accept input formulae in conjunctive normal form (CNF)

- > Literals: variables & their complements, e.g. a, b, ¬ c
- > Clauses: disjunction of literals, e.g. $(a \lor b \lor \neg c)$
- > Cubes: conjunction of literals, e.g. ($a \land b \land \neg c$)
- > CNF formula: conjunction of clauses, product-of-sums

e.g. $(a \lor b \lor \neg c) \land (\neg a \lor \neg b \lor d)$

> DNF formula: disjunction of cubes, sum-of-products e.g. $(a \land c \land \neg d) \lor (\neg b \land d \land c)$

» Given AIG for f, generating f in CNF can blow up badly

- > Start from DNF formula f (size: |f|)
- > Build AIG for f (size: O(|f|))
- > Convert AIG to CNF
 - + Effectively convert DNF to CNF: known worst-case exponential blow-up

AIG to CNF

» Solution: Given AIG for f, generate equisatisfiable g in CNF

» Equisatisfiablity

- > f and g equisatisfiable iff both f and g are satisfiable or both are unsatisfiable
- > (a \lor b) equisatisfiable with (c \land d), not equisatisfiable with d \land (\neg d \lor c) \land \neg c
- > Checking satisfiability of g tells us if f is satisfiable


» Tseitin encoding

- > Given a Boolean circuit (AIG is a special case) for f, generate equisatisfiable g
 - + g is in CNF
 - + Every satisfying assignment for f gives unique satisfying assignment for g and vice-versa
 - + Size of g linear in size of circuit (AIG) for f
- > Widely used in SAT solving context

AIG to CNF: Tseitin Encoding

» Given Boolean circuit (or AIG) for f

- > Associate new variable with output of each gate
- > For each Boolean gate, generate formula expressing output in terms of inputs
- > Convert each formula generated above to CNF
 - + Boolean gate with fixed # inputs \Rightarrow CNF formula for gate is of fixed size
- > Conjoin CNF formula for each gate and output variable of circuit



 $\mathbf{t_1} \leftrightarrow (\neg \mathsf{ a} \land \neg \mathsf{ b})$


$$\mathbf{t_2} \leftrightarrow \mathbf{(a \land b)}$$

$$t_3 \leftrightarrow (\neg \ t_1 \land \neg \ t_2)$$

 $f \leftrightarrow (t_3 \wedge c)$


$$\begin{array}{ll} (\neg t_1 \lor \neg a) \land (\neg t_1 \lor \neg b) \land \\ (a \lor b \lor t_1) & \land \\ (\neg t_2 \lor a) \land (\neg t_2 \lor b) \land \\ (\neg a \lor \neg b \lor t_2) & \land \\ (\neg t_3 \lor \neg t_1) \land (\neg t_3 \lor \neg t_2) \land \\ (t_1 \lor t_2 \lor t_3) & \land \\ (\neg f \lor t_3) \land (\neg f \lor c) \land \\ (\neg t_3 \lor \neg c \lor f) & \land f \end{array}$$

AIG To CNF: Tseitin Encoding



 $\begin{array}{l} t_{1} \leftrightarrow (\neg a \wedge \neg b) \\ t_{2} \leftrightarrow (a \wedge b) \\ t_{3} \leftrightarrow (\neg t_{1} \wedge \neg t_{2}) \\ f \leftrightarrow (t_{3} \wedge c) \end{array} \qquad \begin{pmatrix} \neg t_{1} \vee \neg a \rangle \wedge (\neg t_{1} \vee \neg b) \wedge \\ (a \vee b \vee t_{1}) & \wedge \\ (\neg t_{2} \vee a) \wedge (\neg t_{2} \vee b) \wedge \\ (\neg a \vee \neg b \vee t_{2}) & \wedge \\ (\neg t_{3} \vee \neg t_{1}) \wedge (\neg t_{3} \vee \neg t_{2}) \wedge \\ (\neg f \vee t_{3}) \wedge (\neg f \vee c) \wedge \\ (\neg t_{3} \vee \neg c \vee f) & \wedge f \end{pmatrix} = g$

» Bijection between SAT assignments of f and g



AIG Packages & Tools Out There

- » Several tools support AIG-based inputs, outputs, reasoning
 - > Synthesis, Optimization, SAT solving, Model Checking, Verification

» AIGER format

- > Compact binary and ASCII formats for representing AIGs
- > Large suite of tools to convert to and from other circuit representations + mv_blif, smv, equations, cnf, ...
- > Allows specification of latches/flip-flops as well

» abc (University of California, Berkeley)

- > Perhaps the most widely used AIG package
- > Synthesis, optimization, technology mapping, verification tool-suite integrated with AIG package

ROBDDs, AIGs & Variants: Applications

- » Extensively used in CAD applications for digital hardware
- » Some interesting applications
 - > Combinational logic equivalence checking
 - + Is a combinational circuit functionally equivalent to another?
 - > Sequential machine equivalence checking
 - + Using combinational equivalence of next-state logic
 - + Representing transition relations and state spaces in symbolic methods
 - > Symbolic and bounded model checking
 - + Representing sets of states symbolically using characteristic functions
 - > Test pattern generation
 - + Automatic Test Pattern Generation (ATPG) essentially tries to come up with satisfying instances of a Boolean formula


ROBDDs, AIGs & Variants: Applications

> Timing verification

- + For representing false paths in a circuit succinctly
- + For representing discretized time encoded as binary values
- > Representing sets using characteristic functions
- > Symbolic simulation
 - + Assign variables and/or constants to circuit inputs and determine output values in terms of variables
 - + Representing sets of constant values
- > Logic synthesis and optimization

» Other domains: Combinatorics, manipulating classes of combined Boolean algebraic expressions ...

» Combinational equivalence checking






Given two combinational designs

- > Same number of inputs and outputs
- > Determine if each output of Design 1 is functionally equivalent to corresponding output of Design 2
- > Design 1 could be a set of logic equations
- > Design 2 could be a gate level/transistor level circuit

- » ROBDD for every function is a canonical representation
- » Construct ROBDDs and check if corresponding graphs are isomorphic
 - > ROBDD isomorphism is a simple problem
- » Construct AIGs, and check for functional equivalence of corresponding AIG nodes (fraig, strash, rewrite)
- » Miter-based approach:



- » Equivalence checking reduces to checking for unsatisfiability of miter output
 - > ROBDD-based solution:
 - + Build ROBDD for miter output
 - + If ROBDD has a non-leaf vertex or has a 1 leaf, F is satisfiable
 - > AIG-based solution
 - + Build AIG for miter output using strash, fraig, rewrite
 - + Check if CNF formula equisatisfiable to output F is satisfiable


» Lots of smarter techniques, heuristics exist in literature

> Build on top of basic idea explained here

» Worst case complexity necessarily bad

+ Unsatisfiability: co-NP complete

- » Sequential equivalence checking
 - > Restricted case: Reduces to combinational equivalence
- » Given sequential machines M1 and M2 with correspondence between state variables
 - > Equivalence checking of M1 and M2 reduces to combinational equivalence checking of next-state and output logic



Equivalence Checkers

- » Commercial equivalence checkers in the market
 - > Abstract, Avant!, Cadence, Synopsys, Verplex ...
- » Several advanced public-domain tools
 - > abc, NuSMV, ...

» For best results, knowledge about structure crucial

- > Divide and conquer
- > Learning techniques useful for determining implication
- > State of the art tools claim to infer information about circuit structure automatically
 - + Potentially pattern match for known subcircuits -- Wallace Tree multipliers, Manchester Carry Adders