Installation

Download from http://10.130.4.2/cs254/Xilinx ISE DS 14.7 1015 1.tar

Ensure that you have enough space on the disk.

Linux Users : Use sudo

Ensure that you select the right pack



Proceed with the installation as mentioned here: http://www.xilinx.com/support/documentation/sw manuals/xilinx14 7/irn.pdf

Incase you guys have already installed the ISE and have licensed it.

Ensure the license is for the Web Pack and will be as follows in manage license window if already loaded.

>	ISE Project Navigator (P.20131013) - D:\or\or.xise	e - [De	sign Sumr	.mary]													- 0	\times
E	Eile Edit View Project Source Process	s <u>T</u> o	ools <u>W</u> in	ndow La	Xilinx License Config	juration N	lanager					- 0	×				-	б×
Des	an → □ # ¥ 🖉 🗟 🕤 📢	: k	» 🖈	P B B gn Overvie	Acquire a License N	danage Lio	enses	Borrow/Resta	ore Licenses	Return Licer	nses In	nternet Settings						_ ^
	View: Vi			Summ IOB Pre	Instructioner Click the "Load License" button to either load a remove YML file into YLCM to activate your machine for YBoy tools and ID, or convis									No Errors			4	
6	Hierarchy	0	-	Modul	certificate-based licens	certificate-based license (.lic file) into the local .Xlinx directory. Xlinx applications automatically detect valid, node-locked licenses (*.lic) residing in the								Programming	File Generated			
6	or xc6slx45-3csq324	rt rc6stx45-3csg324 C5 Pinout Load License										No Errors						
	i in multiplexer_concurrent - Behavi	0	- 7	Clock	Load License			han a l							No Warnings			
-	i map.ucf		Error	Static is and War	To point to a floating se need to make these se	erver licens	se, or to po side of this	application.)	files in location Examples: 123	is other than . 4@server;C:V	Xilinx, set o licenses (Xili	ane of the environment variables below. (Linux users will .nx.lic (Windows) or 1234@server:/usr/local/flexim			All Signals Co	mpletely Routed		_
Ø	i I	30		Parser Synthe	(Linux)	- 0.01	Inthese P								C (Timing Do	0		-
	1	(A)		Transla	XILINXD_LICENSE_FILE	: C:/.Xim	ix Vilinx.lic	<u></u>				Set			0 (Timing Ke	porti		-11
	1			A Place a	LM_LICENSE_FILE	1												
	1		-	Timing	HIDDEN	I Hide	. Built-in Fre	ee Licenses				Clear Cache		- tition tion				4
				Bitgen	Fasture	C MAL ==	Venier	Englanding	1	Count	1	Information		Utilization	08/	Note(s)		4
			🕀 Detai	iled Repor	Feature	IP Core	Limit	Date	Type	Count	In Use	Information	8	8	1%			-
-	C2 No Processes Running			Synthe Transla	ChipScopePro_SIOTK	S/W	2018.01	Permanent	Nodelocked	Uncounted		adityakusupati,ISE_WebPACK,software,permanen	8	8	1%			
71. FY	Processes: multiplexer_concurrent - Behaviora			Map R	apu fpu	IP:Ha	2013.06	30-	Nodelocked	Uncounted		License Type:Hardware Evaluation;ipman,apu fp						
X	Design Utilities		Design P	Properties		CON		jan-2016										1
*	User Constraints		E	nable Me	Chipscoperro	S/W	2018.01	Permanent	Nodelocked	Uncounted		adityakusupati,ISE_WebPACK,sottware,permanen						_
Ш	Implement Design		Optional S	Show Cloc	xps_most_nic_v1	IP:Ha	1.0	30- jan-2016	Nodelocked	Uncounted		License_Type:Hardware_Evaluation			0%			-
	B- CO Map		- St	show Failir Show Warr	WebPACK	S/W	2018.01	Permanent	Nodelocked	Uncounted		adityakusupati,ISE_WebPACK,software,permanen	2	2	1%			-
	Generate Programming File		S	Show Error	XC7Z030	S/W	2018.01	Permanent	Nodelocked	Uncounted		adityakusupati,ISE_WebPACK,software,permanen	4	4	0%			
	Configure Target Device Analyze Design Using ChipScope		1		ms ush host v1	IP:Ha	1.0	30-	Nodelocked	Uncounted		License Type:Hardware Evaluation						7
					4		110	jan-2016		United and a		Freithe Types and a second second	-	1	100%			
>	🕴 Start 🕫 Design 🚺 Files 🛅 Libraries	X			- I ocal System Informat	ion	_											
Cor	nsole				Hostname:		DESKT	OP-CS5GKMM									+ 0	1 # ×
ф.	INFO:HDLCompiler:1061 - Parsing	VHDI	file '	"D:/or/	Network Interface Car	rd (NIC) IF): e4a47	1eb51ae,e4a4	171eb51af									^
9	INFO:HDLCompiler:1061 - Parsing ' INFO:ProjectMomt - Parsing desic	vHDL m hi	. file '	"D:/or/	C: Drive Serial Number	11	c6fe6e4	6a										
D)	INFO:HDLCompiler:1061 - Parsing	VHDI	i file	"D:/or/	FLEXID Dongle ID:													
\$	INFO: ProjectMgmt - Parsing design Launching Design Summary/Report	n hi Viev	.erarchy wer	A combi				_	_									
					About							Refresh Close						
													-					~
<																		>
	Console 🤮 Errors 🚹 Warnings 🖓 Hi	ind in H	iles Results	5														
		_				~			-					-	_		21-26	
E	O Ask me anything			/ U U	D 은 🔚 🛛			P (6)	y 🧿 i		£.		37	% 🕴 ^	9D (%	(↓)	24-01-2017	2

If you have it then you can skip the next section.

Licensing

- Signup onto XILINX (preferably with gpo email)
- Goto <u>https://secure.xilinx.com/webreg/register.do?group=esd_oms&tab=CreateLicense</u> to get the license
- Select the ISE Webpack License only.
- If you don't see it, Check the Manage licenses tab for the ISE Webpack License
- The license will be emailed to your registered email ID.
- Download the license (Xilinx.lic)
- For Linux,
 - Copy the Xilinx.lic file to
 - <Xilinx_Installation_Directory>/14.7/ISE_DS/ISE/coregen/core_licenses
- For Windows,
 - Open License manage
 - Browse and select your License file (Xilinx.lic)

Installing Adept2

Windows

- Download Adept from http://www.cse.iitb.ac.in/~supratik/courses/cs254/digilent.adept.system_v2.16.4.exe
- Install both the exe by double clicking and following further instructions.

Ubuntu

- Download the Ubuntu Runtime, Linux Utilities tar-zips from the course Webpage.
- For each of them,
 - Extract
 - Run \$ sudo ./install.sh
- Follow the installation guidelines from the link provided on the course webpage, replacing `Nexys3' with `Atlys' in all commands.

Burning onto FPGA

Step1: Ensure Design Properties

- RightClick Project -> Design Properties
- Ensure your design properties are exactly the same. Refer to the screenshot below:

Design Properties				×					
Name:	fpga								
ocation:	F:\acad	s\Semester_4\cs226_lab\fpga							
Working directory:	F:\acad	s\Semester_4\cs226_lab\fpga							
Description:									
Project Settings									
Property Name		Value							
Top-Level Source Type		HDL	\sim						
Evaluation Development Bo	ard	None Specified	~						
Product Category		All Spartan6 XC6SLX45 CSG324 -3							
Family									
Device									
Package									
Speed									
Synthesis Tool		XST (VHDL/Verilog)							
Synthesis Tool		ISim (VHDL/Verilog)							
Synthesis Tool Simulator		ISim (VHDL/Verilog)	\sim	1					
Synthesis Tool Simulator Preferred Language		ISim (VHDL/Verilog) VHDL	~ ~						

Step2 : Write the Implementation constraints file

- Make a new Source file by right clicking on the top module.
- Type of your file should be "Implementation constraints file"
- Map the ports appropriately as given in example below:-

Net "a" loc="A10"; Net "b" loc="D14"; Net "res" loc="U18"; Net "carry" loc="M14"; Where a,b are input signals and res carry are output signals A10, D14 are black switch ids U18,M14 are Led ids

Step4:

- Synthesize -> Implement Design -> Generate Programming file .

Step5:

- Connect fpga board to your machine

Step6: Burning the Board (not literally)

(Windows)

- Start Adept and you would find a option to connect to atllys
- Click on Initialize chain
- Browse and add the .bit file and click Program.

(Linux)

- Install Adept2, if not already done so
- Finally, execute:
 - \$ djtgcfg init -d Atlys
 - \$ djtgcfg prog -d Atlys -i 0 -f <filename>.bit

Step7:-

- Toggle FPGA switches to test.