Workshop on Essential Abstractions in GCC

Introduction to Machine Descriptions

GCC Resource Center (www.cse.iitb.ac.in/grc)

Department of Computer Science and Engineering, Indian Institute of Technology, Bombay



2 July 2012


MD Intro: Outline
Outline

- Influences on GCC Machine Descriptions
- Organization of GCC Machine Descriptions
- Machine description constructs
- The essence of retargetability in GCC





Examples of Influences on the Machine Descriptions



Part 1


Influences on Machine Descriptions

GCC Machine Descriptions

Part 2


Organization of GCC MD

- Processor instructions useful to GCC
- Processor characteristics useful to GCC
- Target ASM syntax
- Target specific optimizations as IR-RTL → IR-RTL transformations (GCC code performs the transformation computations, MD supplies their *target patterns*)
 - Peephole optimizations
 - Transformations for enabling scheduling




Essential Abstractions in GCC





2 July 2012








The define_expand Construct Relationship Between <target>.md, <tar <target>.h Files (define_expand</target></tar </target>	iptions 13,
<pre>[[set (match_operand:SI 0 "nonimmediate_operand" "") (match_operand:SI 1 "general_operand" ""))] "" { if (GET_CODE (operands[0]) == MEM && GET_CODE (operands[1]) = REG) if (canc_reate_perado_p(0) operands[1] = force_reg (SImode, operands[1]);) mulal Abstractions in GCC GCC Resource Center, ITT Bombay with Abstractions in GCC GCC Resource Center, ITT Bombay with Abstractions in GCC GCC Resource Center, ITT Bombay i; Here z is the constraint character defined in ;; REG_CLASS_FROM_LETTER_P ;; The register Szero is used here. (define_insn "IITB_move_zero" [(set (match_operand:SI 0 "nonimmediate_operand" "g_z"))] "" "g more \t%0,%1 sv \t%</pre>	get>.c, and
<pre>(match_operand:SI 1 "general_operand" "")) "" (match_operand:SI 1 "general_operand" "") (match_operand:SI 1 "general_operand" "") (match_operand:SI 1 "general_operand" "Z, z")) (match_operand:SI 1 "general_operand" "Z, z")) (match_operand:SI 0 "nonimediate_operand" "Z, z")) (match_operand:SI 1 "general_operand" "Z, z")) (match_operand:SI 1 "general_ope</pre>	
<pre> Example: Example: Example: Example: Ex</pre>	
<pre> if (GET_CODE (operands[0]) == MEM && GET_CODE (operands[1]) != REG) if (can_create_pseudo_p()) operands[1] = force_reg (SImode, operands[1]); } tial Abstractions in GCC GCC Resource Center. IIT Bombay (attach_operand:SI o "nonimmediate_operand" "=r,m") (match_operand:SI 0 "n</pre>	
 if (GET_CODE (operands[0]) == MEM && GET_CODE (operands[1]) != REG) if (can, create_peedo_p()) operands[1] = force_reg (SImode, operands[1]); if (Abstractions in GCC GCC Resource Center, HT Bombay Essential Abstractions in GCC GCC Resource Center, HT Bombay Essential Abstractions in GCC GCC Resource Center, HT Bombay if (2012 MD Intro: Essential Constructs in Machine Descriptions 14/21 Call Essential Constructs in Machine Descriptions Here z is the constraint character defined in ; REG_CLASS_FROM_LETTER_P [Set (match_operand:SI 0 "nonimmediate_operand" "= r, m") (match_operand:SI 1 "zero_register_operand" "= r, m") (match_operand:SI 1 "zero_register_operand" "= r, m") (match_operand:SI 0 "nonimmediate_operand" "= r, m") (match_operand:SI 1 "zero_register_operand" "= r, m")	e
<pre>if (can_create_pseudo_p()) operands[1] = force_reg (SImode, operands[1]); } iii Abstractions in GCC GCC Resource Center, IIT Bombay</pre>	
tial Abstractions in GCC GCC Resource Center, IIT Bombay Essential Abstractions in GCC GCC Resource 2012 MD Intro: Essential Constructs in Machine Descriptions 14/21 2 July 2012 MD Intro: Essential Constructs in Machine Descriptions 2 July 2012 MD Intro: Essential Constructs in Machine Descriptions 2 July 2012 MD Intro: Essential Constructs in Machine Descriptions 2 July 2012 MD Intro: Essential Constructs in Machine Descriptions 2 July 2012 MD Intro: Essential Constructs in Machine Descriptions 4 Constructs in Machine Descriptions	∙.c file
2012 MD Intro: Essential Constructs in Machine Descriptions 14/21 2 July 2012 MD Intro: Essential Constructs in Machine Descriptions 14/21 Register Class Constraints in <target>.md File Register Class Constraint character defined in ; REG_CLASS_FROM_LETTER_P ; The register \$zero is used here. lefine_insn "IITB_move_zero" [(set (match_operand:SI 0 "nonimmediate_operand" "=r,m") (match_operand:SI 1 "zero_register_operand" "Z,z"))] "" move \t%0,%1 sw \t%1, %m0" MD Intro: Essential Constructs in Machine Desc Register Class specification in <target< table=""> /* From spim.h */ #define REG_CLASS_FROM_LETTER_P reg_class_from_letter enum reg_class { NO_REGS, CALLER_SAVED_REGS, CALLER_SAVED_REGS, CALLER_SAVED_REGS, ALL_REGS, LIM_REG_CLASSES }; #define REG_CLASS_CONTENTS {0x00000000, 0x00000001, 0xff00ffff, 0x00ff00</target<></target>	e Center, IIT Bombay
Register Class Constraints in <target>.md File Register Class specification in <target< th=""> Register Class Specification in <target< td=""> /* From spin.h */ ; Here z is the constraint character defined in #define REG_CLASS_FROM_LETTER_P ; The register \$zero is used here. reg_class_from_letter lefine_insn "IITB_move_zero" [(set [(match_operand:SI 0 "nonimmediate_operand" "=r,m") CALLER_SAVED_REGS, CALLEE_SAVED_REGS (match_operand:SI 1 "zero_register_operand" "Z,z") BASE_REGS, CENERAL_REGS, ALL_REGS, ALL_REGS, ALL_REGS, ALL_REGS, CONTENTS "" ** "@ ** move \t%0,%1 ** sw \t%1, %m0" Ox00000000, Ox00000001, Ox0000001</target<></target<></target>	
<pre>; Here z is the constraint character defined in ; REG_CLASS_FROM_LETTER_P ; The register \$zero is used here. define_insn "IITB_move_zero" [(set</pre>	
<pre>; Here z is the constraint character defined in ; REG_CLASS_FROM_LETTER_P ; The register \$zero is used here. define_insn "IITB_move_zero" [(set</pre>	
<pre>; The register \$zero is used here. define_insn "IITB_move_zero" [(set</pre>	λ
<pre>define_insn "IITB_move_zero" { [(set (match_operand:SI 0 "nonimmediate_operand" "=r,m") (match_operand:SI 1 "zero_register_operand" "z,z") (match_operand:SI 1 "zero_register_operand" "z,z") BASE_REGS, GENERAL_REGS, J] "" "0 move \t%0,%1 sw \t%1, %m0"</pre>	
<pre>[(set (match_operand:SI 0 "nonimmediate_operand" "=r,m") (match_operand:SI 1 "zero_register_operand" " Z ,z") (match_operand:SI 1 "zero_register_operand" " Z ,z"))]</pre>	
<pre>(match_operand:SI 0 "nonimmediate_operand" "=r,m") CALLER_SAVED_REGS, CALLEE_SAVED_REGS (match_operand:SI 1 "zero_register_operand" "z,z") BASE_REGS, GENERAL_REGS,)] ALL_REGS, LIM_REG_CLASSES "" "@ move \t%0,%1 sw \t%1, %m0" 4define REG_CLASS_CONTENTS {0x0000000, 0x0000001, 0xff00ffff, 0x00ff00</pre>	
(match_operand:SI 1 "zero_register_operand" " z ,z") BASE_REGS, GENERAL_REGS, LIM_REG_CLASSES)] ALL_REGS, LIM_REG_CLASSES "" }; "0 #define REG_CLASS_CONTENTS move \t%0,%1 #define REG_CLASS_CONTENTS sw \t%1, %m0" {0x00000001, 0xff00ffff, 0x00ff00	
)] ALL_REGS, LIM_REG_CLASSES "" "0 move \t%0,%1 sw \t%1, %m0" ALL_REGS, LIM_REG_CLASSES "" ALL_REGS, LIM_REG_CLASSES "" "0 "0 "0 "0 "0 "0 "0 "0 "0 "0 "0 "0	
"" "@ move \t%0,%1 sw \t%1, %m0" }; #define REG_CLASS_CONTENTS {0x00000001, 0xff00ffff, 0x00ff00	
"@ move \t%0,%1 #define REG_CLASS_CONTENTS sw \t%1, %m0" {0x00000001, 0xff00ffff, 0x00ff00	\ \
move \t%0,%1 #define REG_CLASS_CONTENTS sw \t%1, %m0" {0x000000001, 0xff00ffff, 0x00ff00	
sw \t%1, %m0" {0x00000000, 0x00000001, 0xff00ffff, 0x00ff00	
	Ο, \
he Register Class letter code ————————————————————————————————————	ass Enumeration

The <target>.c File

16/21







MD Intro: The Essence of Retargetability

MD Intro: The Essence of Retargetability


20/21


21/21

Retargetability Mechanism of GCC

When are the machine descriptions read?

- During the build process
- When a program is compiled by gcc the information gleaned from machine descriptions is consulted





2 July 2012

Essential Abstractions in GCC

MD Intro: Summary

- GCC achieves retargetability by reading the machine descriptions and generating a back end customised to the machine descriptions
- Machine descriptions are influenced by: The HLLs, GCC architecture, and properties of target, host and build systems
- Writing machine descriptions requires: specifying the C macros, target instructions and any required support functions
- define_insn and define_expand are used to convert a GIMPLE representation to RTL

Essential Abstractions in GCC

GCC Resource Center, IIT Bombay

Part 5

Summary

