Timed systems through the lens of logic

S. Akshay¹, P. Gastin², V. Jugé³, S. Krishna¹

¹ Dept of CSE, Indian Institute of Technology Bombay
 ² LSV, ENS-Paris Saclay & CNRS
 ³ LIGM, Université Paris-Est Marne la Vallée, CNRS

26 June 2019 LICS'2019, Vancouver, Canada

▲□▶ ▲□▶ ★ 三▶ ★ 三▶ - 三 - のへで

A timed system has several parts:

- **1** A regular way to generate behaviors: Automata, Expressions
- Timing features: Clock resets and guards, Event-clocks, Clock updates etc.

A timed system has several parts:

- **1** A regular way to generate behaviors: Automata, Expressions
- 2 Timing features: Clock resets and guards, Event-clocks, Clock updates etc.
- **③** Data structures: stacks, queues, bags, etc.

A timed system has several parts:

- **1** A regular way to generate behaviors: Automata, Expressions
- Timing features: Clock resets and guards, Event-clocks, Clock updates etc.
- O Data structures: stacks, queues, bags, etc.

Examples

- Timed automata, event clock automata AD94, AFH99
- Timed pushdown automata BER94, AAS12
- Timed message-passing automata AGKS10, AAK18

A timed system has several parts:

- **1** A regular way to generate behaviors: Automata, Expressions
- 2 Timing features: Clock resets and guards, Event-clocks, Clock updates etc.
- Oata structures: stacks, queues, bags, etc.

Examples

- Timed automata, event clock automata AD94, AFH99
- Timed pushdown automata BER94, AAS12
- Timed message-passing automata AGKS10, AAK18
- Popular approach: region construction. For each timing feature and each data structure, redo the proof.
- Do we need to do this? Is there something unifying them?

ヘロト 人間 トス ヨトス ヨト

• A run of system S is a sequence of instructions

• e.g., with a queue d_1 and stack d_2 consider

 $\tau = \operatorname{nop} w(d_1) \operatorname{nop} w(d_1) \ r(d_1) \ w(d_2) \ w(d_2) \ r(d_1) \ \operatorname{nop} \ r(d_2) \ r(d_2)$

- A run of system S is a sequence of instructions
 - e.g., with a queue d_1 and stack d_2 consider

 $\tau = {\rm nop} \; w(d_1) \; {\rm nop} \; w(d_1) \; r(d_1) \; w(d_2) \; w(d_2) \; r(d_1) \; {\rm nop} \; r(d_2) \; r(d_2)$

 \bullet Gives rise to a node and edge-labeled graph ${\it G}_{\tau}$



3

- A run of system S is a sequence of instructions
- G_{τ} is valid: push matches pop, FIFO on stack, LIFO on queue



- A run of timed system S is a sequence of timed instructions
- G_{τ} is valid: push matches pop, FIFO on stack, LIFO on queue



- A run of timed system S is a sequence of timed instructions
- G_{τ} is valid: push matches pop, FIFO on stack, LIFO on queue
- A run must be realizable, i.e., weighted graph WG_τ should not have negative cycle!





3

- A run of timed system S is a sequence of timed instructions
- G_{τ} is valid: push matches pop, FIFO on stack, LIFO on queue
- A run must be realizable, i.e., weighted graph WG_{τ} should not have negative cycle!





So emptiness asks if there exists τ generated by S such that (i) G_{τ} is valid and (ii) WG_{τ} is realizable?

Untimed setting- Use Courcelle's theorem

MP11,AKG12,AG14

- Show that graphs G_{τ} obtained have bounded tree-width
- Write validity in MSO over these graphs G_{τ}
- Interpret these graphs over trees, and reduce to emptiness of tree automata

Main questions:

- Is realizability MSO definable?
- Do timed graphs WG_{τ} have bounded tree-width?
- Can you avoid the complexity blowup?

Timed setting - for TPDA and restricted TMPDA

AGK16,AGKS17,AGK18

- Show that timed graphs from TPDA have bounded tree-width
- Directly and carefully build tree automata to check emptiness

Main question:

- how to handle generic data structures, timing features?
- Is there a higher level treatment, whereby we can avoid showing bound on tree-width for each timed system?

Timed setting - for TPDA and restricted TMPDA

AGK16,AGKS17,AGK18

- Show that timed graphs from TPDA have bounded tree-width
- Directly and carefully build tree automata to check emptiness

Main question:

- how to handle generic data structures, timing features?
- Is there a higher level treatment, whereby we can avoid showing bound on tree-width for each timed system?

Orthogonal technique for TA, TPDA

Encoding as registers and going via atoms CL15,CLLM17,CL18

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

- width is the size of the largest antichain
- width=1 implies linear order, i.e., graphs coming from sequential systems.

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

- Timed systems to Graphs
 - allows us to decouple data structure G_{τ} and timing WG_{τ} issues
- Ø Graphs to Logic

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

- Timed systems to Graphs
 - allows us to decouple data structure G_{τ} and timing WG_{τ} issues
- Ø Graphs to Logic
 - Using above theorem above get Ψ for realizability over WG

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

- Timed systems to Graphs
 - allows us to decouple data structure G_{τ} and timing WG_{τ} issues
- Ø Graphs to Logic
 - Using above theorem above get Ψ for realizability over WG
 - A challenge: how do we relate the decoupled graphs?

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

A template to analyze timed systems via graphs and logic

- Timed systems to Graphs
 - allows us to decouple data structure G_{τ} and timing WG_{τ} issues
- Oraphs to Logic
 - Using above theorem above get Ψ for realizability over WG
 - Lemma: Given valid τ , WG_{τ} can be logically interpreted into G_{τ} . Thus convert Ψ over WG_{τ} into Ψ' over G_{τ}

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

A template to analyze timed systems via graphs and logic

- Timed systems to Graphs
 - allows us to decouple data structure G_{τ} and timing WG_{τ} issues
- Ø Graphs to Logic
 - Using above theorem above get Ψ for realizability over WG
 - Lemma: Given valid τ , WG_{τ} can be logically interpreted into G_{τ} . Thus convert Ψ over WG_{τ} into Ψ' over G_{τ}

Theorem

Emptiness of timed system can be reduced to satisfiability of formula in $\mathsf{MSO}/\mathsf{EQ}\text{-}\mathsf{ICPDL}$

э

・ロト ・ 聞 ト ・ 国 ト ・ 国 ト

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

A template to analyze timed systems via graphs and logic

- Timed systems to Graphs
 - allows us to decouple data structure $G_{ au}$ and timing $WG_{ au}$ issues
- Oraphs to Logic
- (if you really want emptiness,) Logic back to Automata
 - under-approximate approach to decidability of emptiness.
 - e.g., if tree-width is bounded, then interpret these graphs in trees and obtain tree automata.

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

- Timed systems to Graphs
 - allows us to decouple data structure $G_{ au}$ and timing $WG_{ au}$ issues
- Ø Graphs to Logic
- (if you really want emptiness,) Logic back to Automata
 - under-approximate approach to decidability of emptiness.
 - e.g., if tree-width is bounded, then interpret these graphs in trees and obtain tree automata.
 - Note tree-width is now in untimed graphs G_{τ} !

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

- Timed systems to Graphs
 - allows us to decouple data structure G_{τ} and timing WG_{τ} issues
- Ø Graphs to Logic
- (if you really want emptiness,) Logic back to Automata
 - under-approximate approach to decidability of emptiness.
 - e.g., if tree-width is bounded, then interpret these graphs in trees and obtain tree automata.
 - Note tree-width is now in untimed graphs G_{τ} !
 - Using EQ-ICPDL instead of MSO gives good complexity

Realizability of weighted graphs is MSO (and EQ-ICPDL) definable iff the set of graphs has width 1.

A template to analyze timed systems via graphs and logic

- Timed systems to Graphs
 - allows us to decouple data structure $G_{ au}$ and timing $WG_{ au}$ issues
- Ø Graphs to Logic
- (if you really want emptiness,) Logic back to Automata
 - under-approximate approach to decidability of emptiness.
 - e.g., if tree-width is bounded, then interpret these graphs in trees and obtain tree automata.
 - Note tree-width is now in untimed graphs G_{τ} !
 - Using EQ-ICPDL instead of MSO gives good complexity

Extensions: Capture rich timing interplay & model checking

We have the following, with $p \in \Sigma$ and $\gamma \in \Gamma$:

$$\Phi ::= \mathsf{E}\,\sigma : \neg \Phi : \Phi \lor \Phi$$

$$\sigma ::= \top : p : \sigma \lor \sigma : \neg \sigma : \langle \pi \rangle \sigma : \mathsf{loop}(\pi)$$

$$\pi ::= \xrightarrow{\gamma} : \mathsf{test}\{\sigma\} : \pi + \pi : \pi \cdot \pi : \pi^* : \pi^{-1} : \pi \cap \pi$$

DQC

We have the following, with $p \in \Sigma$ and $\gamma \in \Gamma$:

$$\Phi ::= \mathsf{E}\,\sigma : \neg \Phi : \Phi \lor \Phi$$

$$\sigma ::= \top : p : \sigma \lor \sigma : \neg \sigma : \langle \pi \rangle \sigma : \mathsf{loop}(\pi)$$

$$\pi ::= \xrightarrow{\gamma} : \mathsf{test}\{\sigma\} : \pi + \pi : \pi \cdot \pi : \pi^* : \pi^{-1} : \pi \cap \pi$$

- Φ are sentences, *E* existential node quantifier.
- σ node or state formulae with one (implicit) free FOvar
- π path or program formulae with two (implicit) free FOvar

We have the following, with $p \in \Sigma$ and $\gamma \in \Gamma$:

$$\Phi ::= \mathsf{E}\,\sigma : \neg \Phi : \Phi \lor \Phi$$

$$\sigma ::= \top : p : \sigma \lor \sigma : \neg \sigma : \langle \pi \rangle \sigma : \mathsf{loop}(\pi)$$

$$\pi ::= \frac{\gamma}{\rightarrow} : \mathsf{test}\{\sigma\} : \pi + \pi : \pi \cdot \pi : \pi^* : \pi^{-1} : \pi \cap \pi$$

э



 (Σ, Γ) -labeled graph, $\Sigma = \{p, q, r, s\}$, $\Gamma = \{c, e, d, f, \prec\}$

What logic shall we use?

Propositional dynamic logic with Intersection & Converse(ICPDL)

We have the following, with $p \in \Sigma$ and $\gamma \in \Gamma$:

$$\Phi ::= \mathsf{E}\,\sigma : \neg \Phi : \Phi \lor \Phi$$

$$\sigma ::= \top : p : \sigma \lor \sigma : \neg \sigma : \langle \pi \rangle \sigma : \mathsf{loop}(\pi)$$

$$\pi ::= \xrightarrow{\gamma} : \mathsf{test}\{\sigma\} : \pi + \pi : \pi \cdot \pi : \pi^* : \pi^{-1} : \pi \cap \pi$$



$$\mathsf{E} \langle (\mathsf{test}\{p \lor q\} \cdot \xrightarrow{\prec})^* \rangle r$$
$$\neg \mathsf{E} \langle \xrightarrow{\prec} \rangle (p \land s)$$

・ロト ・ 日 ト ・ ヨ ト ・ ヨ ト

э

 (Σ, Γ) -labeled graph, $\Sigma = \{p, q, r, s\}$, $\Gamma = \{c, e, d, f, \prec\}$

What logic shall we use?

Propositional dynamic logic with Intersection & Converse(ICPDL)

We have the following, with $p \in \Sigma$ and $\gamma \in \Gamma$:

$$\Phi ::= \mathsf{E}\,\sigma : \neg \Phi : \Phi \lor \Phi$$

$$\sigma ::= \top : p : \sigma \lor \sigma : \neg \sigma : \langle \pi \rangle \sigma : \mathsf{loop}(\pi)$$

$$\pi ::= \xrightarrow{\gamma} : \mathsf{test}\{\sigma\} : \pi + \pi : \pi \cdot \pi : \pi^* : \pi^{-1} : \pi \cap \pi$$



$$\begin{split} \mathsf{E}\,\langle(\mathsf{test}\{p\lor q\}\cdot\stackrel{\prec}{\longrightarrow})^*\rangle r\\ \neg\mathsf{E}\,\langle\stackrel{\prec}{\longrightarrow}\rangle(p\land s)\\ \mathsf{E}\,\bigvee_{(d,d')\in(\Gamma\backslash\{\prec\})^2,d\neq d'}\mathsf{loop}(\stackrel{d}{\to}\cdot\stackrel{d'}{\to})^{-1}) \end{split}$$

イロト イロト イヨト 「ヨ

DQC

 (Σ, Γ) -labeled graph, $\Sigma = \{p, q, r, s\}$, $\Gamma = \{c, e, d, f, \prec\}$

What logic shall we use?

Propositional dynamic logic with Intersection & Converse(ICPDL)

We have the following, with $p \in \Sigma$ and $\gamma \in \Gamma$:

$$\Phi ::= \mathsf{E}\,\sigma : \neg \Phi : \Phi \lor \Phi$$

$$\sigma ::= \top : p : \sigma \lor \sigma : \neg \sigma : \langle \pi \rangle \sigma : \mathsf{loop}(\pi)$$

$$\pi ::= \xrightarrow{\gamma} : \mathsf{test}\{\sigma\} : \pi + \pi : \pi \cdot \pi : \pi^* : \pi^{-1} : \pi \cap \pi$$

Е



 (Σ, Γ) -labeled graph, $\Sigma = \{p, q, r, s\}$, $\Gamma = \{c, e, d, f, \prec\}$

・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・

We have the following, with $p \in \Sigma$ and $\gamma \in \Gamma$:

$$\begin{split} \Phi &::= \mathsf{E}\,\sigma \,:\, \neg \Phi \,:\, \Phi \lor \Phi \\ \sigma &::= \top \,:\, p \,:\, \sigma \lor \sigma \,:\, \neg \sigma \,:\, \langle \pi \rangle \sigma \,:\, \mathsf{loop}(\pi) \\ \pi &::= \frac{\gamma}{\rightarrow} \,:\, \mathsf{test}\{\sigma\} \,:\, \pi + \pi \,:\, \pi \cdot \pi \,:\, \pi^* \,:\, \pi^{-1} \,:\, \pi \cap \pi \end{split}$$

EQ-ICPDL(Σ, Γ) allows \exists -quant over new propositional variables

$$\begin{split} \Psi &= \exists p_1, \dots, p_n \ \Phi \text{ where } AP = \{p_1, \dots, p_n\} \text{ is disjoint from } \Sigma \text{ and } \\ \Phi &\in ICPDL(\Sigma \uplus AP, \Gamma). \end{split}$$

(日)

Why this dynamic logic

Reasons for using EQ-ICPDL

• The talk got scheduled in session titled "dynamic logics"!

Why this dynamic logic

Reasons for using EQ-ICPDL

- The talk got scheduled in session titled "dynamic logics"!
- Many properties are easier to write!

Why this dynamic logic

Reasons for using EQ-ICPDL

- The talk got scheduled in session titled "dynamic logics"!
- Many properties are easier to write!
- EQ-ICPDL is strictly contained in MSO

Reasons for using EQ-ICPDL

- The talk got scheduled in session titled "dynamic logics"!
- Many properties are easier to write!
- EQ-ICPDL is strictly contained in MSO
- The following theorem by Göller, Lohrey, Lutz

Theorem [GLL09]

Given $k \ge 1$ in unary and a formula Ψ in EQ-ICPDL(Σ, Γ) of intersection width bounded by a constant, checking whether $G \models \Psi$ for some (Σ, Γ)-labeled graph G whose tree-width is at most k can be solved in EXPTIME.

G is realizable

iff $\exists ts: V \to \mathbb{R}$ s.t

• $\forall u \curvearrowright^a v, ts(v) - ts(u) \leq a$

•
$$\forall u \rightarrow v, 0 \leq ts(v) - ts(u)$$

Assume only closed guards: G is realizable

iff $\exists ts : V \to \mathbb{N} \text{ s.t}$

- $\forall u \curvearrowright^a v, ts(v) ts(u) \leq a$
- $\forall u \rightarrow v, 0 \leq ts(v) ts(u)$



Assume only closed guards: *G* is realizable

iff $\exists ts : V \to \mathbb{N}$ s.t

- $\forall u \curvearrowright^a v, ts(v) ts(u) \leq a$
- $\forall u \rightarrow v, 0 \leq ts(v) ts(u) \leq M 1$, where M is max const



Assume only closed guards: *G* is realizable

iff $\exists ts: V \to \mathbb{N}$ s.t $\forall u \curvearrowright^a v, ts(v) - ts(u) \leq a$.



g

Assume only closed guards: *G* is realizable

 $\text{iff } \exists ts: V \to \mathbb{N} \text{ s.t } \forall u \curvearrowright^a v, ts(v) - ts(u) \leq a.$



- $\exists \textit{tsm}: V \rightarrow \{0, \dots M-1\} \text{ s.t } \forall u \curvearrowright^{a} v,$
- if $u \leq v$, then $(tsm(v) tsm(u))[M] \leq a$
- if $v \prec u$, then $(tsm(v) tsm(u))[M] \ge -a$

Assume only closed guards: *G* is realizable

 $\text{iff } \exists ts: V \to \mathbb{N} \text{ s.t } \forall u \curvearrowright^a v, ts(v) - ts(u) \leq a.$



$$\exists tsm: V \rightarrow \{0, \dots M-1\}$$
 s.t $\forall u \curvearrowright^a v$,

- if $u \leq v$, then $(tsm(v) tsm(u))[M] \leq a$
- if v ≺ u, then (tsm(v) tsm(u))[M] ≥ -a or modulo counting grew big in between

Assume only closed guards: *G* is realizable

iff $\exists ts: V \to \mathbb{N}$ s.t $\forall u \curvearrowright^a v, ts(v) - ts(u) \leq a$.



 $\exists \textit{tsm}: V \rightarrow \{0, \dots M-1\} \text{ s.t } \forall u \curvearrowright^{a} v,$

- if $u \leq v$, then $(tsm(v) tsm(u))[M] \leq a$
- if v ≺ u, then (tsm(v) tsm(u))[M] ≥ -a or modulo counting grew big in between

Assume only closed guards: *G* is realizable

iff $\exists ts: V \to \mathbb{N}$ s.t $\forall u \curvearrowright^a v, ts(v) - ts(u) \leq a$.



 $\exists tsm: V \rightarrow \{0, \dots M-1\} \text{ s.t } \forall u \curvearrowright^a v,$

- if u ≤ v, then (tsm(v) tsm(u))[M] ≤ a and modulo counting didn't grow big in between
- if v ≺ u, then (tsm(v) tsm(u))[M] ≥ -a or modulo counting grew big in between

・ロト ・ 日 ト ・ 田 ト ・

Assume only closed guards: *G* is realizable

iff $\exists ts: V \to \mathbb{N}$ s.t $\forall u \curvearrowright^a v, ts(v) - ts(u) \leq a$.



iff $\exists tsm: V \rightarrow \{0, \dots M-1\}$ s.t $\forall u \curvearrowright^{a} v$,

- if u ≤ v, then (tsm(v) tsm(u))[M] ≤ a and modulo counting didn't grow big in between
- if v ≺ u, then (tsm(v) tsm(u))[M] ≥ -a or modulo counting grew big in between

Assume only closed guards: G is realizable

 $\text{iff } \exists ts: V \to \mathbb{N} \text{ s.t } \forall u \curvearrowright^{a} v, ts(v) - ts(u) \leq a.$



iff $\exists tsm: V \rightarrow \{0, \dots M-1\}$ s.t $\forall u \frown^a v$,

- if u ≤ v, then (tsm(v) tsm(u))[M] ≤ a and modulo counting didn't grow big in between
- if v ≺ u, then (tsm(v) tsm(u))[M] ≥ -a or modulo counting grew big in between

(u, v) is big if $\exists u \prec w \prec x \preceq v$ s.t

 $(tsm(w) - tsm(u))[M] + (tsm(x) - tsm(w))[M] \ge M$

Writing it in EQ-ICPDL

Realizable iff $\exists tsm : V \rightarrow \{0, \dots, M-1\}$ s.t $\forall u \curvearrowright^a v$,

• if
$$u \leq v$$
, then $(tsm(v) - tsm(u))[M] \leq a$ and (u, v) is not big

• if
$$v \prec u$$
, then $(tsm(v) - tsm(u))[M] \ge -a$ or (u, v) is big

where (u, v) is big if $\exists u \prec w \prec x \preceq v$ s.t

 $(tsm(w) - tsm(u))[M] + (tsm(x) - tsm(w))[M] \ge M$

$$\mathsf{BigPath} = \sum_{\substack{0 \le i, j, k < M \\ (j-i)[M] + (k-j)[M] \ge M}} \mathsf{test}\{p_i\} \cdot \to^+ \cdot \mathsf{test}\{p_j\} \cdot \to^+ \cdot \mathsf{test}\{p_k\} \cdot \to^*$$

Writing it in EQ-ICPDL

Realizable iff $\exists tsm : V \rightarrow \{0, \dots, M-1\}$ s.t $\forall u \frown^a v$,

• if
$$u \leq v$$
, then $(tsm(v) - tsm(u))[M] \leq a$ and (u, v) is not big

• if
$$v \prec u$$
, then $(tsm(v) - tsm(u))[M] \ge -a$ or (u, v) is big

where (u, v) is big if $\exists u \prec w \prec x \preceq v$ s.t

 $(tsm(w) - tsm(u))[M] + (tsm(x) - tsm(w))[M] \ge M$

$$\mathsf{BigPath} = \sum_{\substack{0 \le i, j, k < M \\ (j-i)[M] + (k-j)[M] \ge M}} \mathsf{test}\{p_i\} \cdot \to^+ \cdot \mathsf{test}\{p_k\} \cdot \to^*$$
$$(u, v) \mathsf{is not big} = \neg \mathsf{E} \bigvee_{-M < \alpha < M} \mathsf{loop}(\mathsf{BigPath} \cdot \xrightarrow{\leq \alpha}^{-1})$$

Writing it in EQ-ICPDL

Realizable iff $\exists tsm : V \rightarrow \{0, \dots, M-1\}$ s.t $\forall u \curvearrowright^a v$,

• if
$$u \leq v$$
, then $(tsm(v) - tsm(u))[M] \leq a$ and (u, v) is not big

• if
$$v \prec u$$
, then $(tsm(v) - tsm(u))[M] \ge -a$ or (u, v) is big

where (u, v) is big if $\exists u \prec w \prec x \preceq v$ s.t

 $(tsm(w) - tsm(u))[M] + (tsm(x) - tsm(w))[M] \ge M$

 $\mathsf{Realizable} = \exists p_1, \dots, p_{M-1} \mathsf{Partition} \land \mathsf{Forward} \land \mathsf{Backward}$

$$\begin{aligned} \text{Partition} &= \mathsf{A} \bigvee_{0 \le i < M} [p_i \land \bigwedge_{j \ne i} \neg p_j] \\ \text{Forward} &= \neg \mathsf{E} \bigvee_{-M < \alpha < M} \text{loop}(\mathsf{BigPath} \cdot \xrightarrow{\le \alpha} -1) \land \neg \mathsf{E} \bigvee_{\substack{0 \le i, j < M \\ (j - i)[M] > \alpha}} \text{loop}(\mathsf{test}\{p_i\} \cdot \xrightarrow{\le \alpha} \cdot \mathsf{test}\{p_j\} \cdot (\rightarrow^{-1})^+) \end{aligned}$$

Similarly for Backward, but need to define ¬BigPath (see paper)

What about strict/open guards

What happens when there are both closed and open guards?

 $\mathsf{Realizable} \implies \exists tsm : V \to \{0, \dots M-1\} \text{ s.t } \forall u \curvearrowright^{\mathsf{a}} v,$

• if $u \leq v$, then $(tsm(v) - tsm(u))[M] \leq a$ and (u, v) is not big

イロト イポト イモト イモト 三日

11

• if $v \prec u$, then $(tsm(v) - tsm(u))[M] \ge -a$ or (u, v) is big

What about strict/open guards

What happens when there are both closed and open guards?

 $\mathsf{Realizable} \implies \exists \textit{tsm} : \textit{V} \rightarrow \{0, \dots \textit{M} - 1\} \text{ s.t } \forall u \curvearrowright^{a} v,$

• if $u \leq v$, then $(tsm(v) - tsm(u))[M] \leq a$ and (u, v) is not big

• if
$$v \prec u$$
, then $(tsm(v) - tsm(u))[M] \ge -a$ or (u, v) is big

But the reverse direction is not true, since strictness could invalidate assigments.

What happens when there are both closed and open guards?

 $\mathsf{Realizable} \implies \exists \textit{tsm} : \textit{V} \rightarrow \{0, \dots \textit{M} - 1\} \text{ s.t } \forall u \curvearrowright^{a} v,$

• if $u \leq v$, then $(tsm(v) - tsm(u))[M] \leq a$ and (u, v) is not big

• if
$$v \prec u$$
, then $(tsm(v) - tsm(u))[M] \ge -a$ or (u, v) is big

But the reverse direction is not true, since strictness could invalidate assigments.

Capturing strict guards

- Consider the orderings of fractional parts.
- These should not form a cycle which a strict constraint within!
- Uses intersection (but with intersection-width 2).

 $\mathsf{Realizable} = \exists p_1, \dots, p_{M-1} \mathsf{ Partition} \land \mathsf{Forward} \land \mathsf{Backward} \land \mathsf{noFracCycle}$

- Width of a partial order = maximal size of anti-chain.
- Linear order has width 1.

- Width of a partial order = maximal size of anti-chain.
- Linear order has width 1.
- Consider the following example with width 2.



- Width of a partial order = maximal size of anti-chain.
- Linear order has width 1.
- Consider the following example with width 2.
- The graph is realizable iff #blue edges is $\ge \#$ red edges.



- Width of a partial order = maximal size of anti-chain.
- Linear order has width 1.
- Consider the following example with width 2.
- The graph is realizable iff #blue edges is $\ge \#$ red edges.
- Cannot be expressed in MSO (formal proof by backward translation).



A two step template to capture rich timing features

- Capture timing as edges on graph
- Relate the events in logic

A two step template to capture rich timing features

- Capture timing as edges on graph
- Relate the events in logic

Example: event-clock next_a

A two step template to capture rich timing features

- Capture timing as edges on graph
- Relate the events in logic

Example: event-clock next_a

• edge between current event and next occurrence of a.

$$\sum_{a \in AP} \operatorname{test}\{(\operatorname{next}_a \triangleleft \alpha)\} \cdot \to \cdot (\operatorname{test}\{\neg a\} \cdot \to)^* \cdot \operatorname{test}\{a\}$$

A two step template to capture rich timing features

- Capture timing as edges on graph
- Relate the events in logic

Clock tracking/renaming



Figure: Intricate flow of information in complex updates.

A two step template to capture rich timing features

- Capture timing as edges on graph
- Relate the events in logic

Clock tracking/renaming



Figure: Intricate flow of information in complex updates.

< 4

< 3

A two step template to capture rich timing features

- Capture timing as edges on graph
- Relate the events in logic

Clock tracking/renaming



< 4

Figure: Intricate flow of information in complex updates.

More in the paper: Model checking

Untimed and some limited timed specifications.

Conclusion

Highlights

- Realizability is MSO definable over sequential systems
- Template for analyzing rich time features in systems with data structures using graphs and logic
- Use EQ-ICPDL instead of MSO to obtain good complexity

Conclusion

Highlights

- Realizability is MSO definable over sequential systems
- Template for analyzing rich time features in systems with data structures using graphs and logic
- Use EQ-ICPDL instead of MSO to obtain good complexity

Future work

- More consequences and applications.
- Distributed systems.
- A converse characterization?!