



CS230: Digital Logic Design and Computer Architecture Lecture 10: Intro. to Single cycle CPU https://www.cse.iitb.ac.in/~biswa/courses/CS230/main.html

https://www.cse.iitb.ac.in/~biswa/

Phones (smart/non-smart) on silence plz, Thanks

Endianness (Byte ordering within a word)

- Big Endian: address of most significant byte = word address (xx00 = Big end of word), MIPS
- Little Endian: address of least significant byte = word address (xx00 = Little end of word), x86

Think about an egg 🙂



big endian byte 0

Just for an example, do not take it for granted ...

unsigned int i = 12345678; char *c = (char*)&i; Printf ("%d", *c); Little endian: 78 Big endian: 12

Instruction Alignment: Why we need it?



Aligned:

x-byte access starting from an address y: y % x must be zero.

MIPS vs X86

MIPS does not allow unaligned accesses

x86 does not enforce alignment 🙂

Whose job is to generate aligned/unaligned accesses?

MIPS vs X86

MIPS does not allow unaligned accesses

x86 does not enforce alignment ③

Whose job is to generate aligned/unaligned accesses? Compiler

Let's go a bit deeper

Object of size s bytes at byte add. A is aligned if A mod s = 0

Alignment for faster transfer of data ?

Why fast ??

Think about memory (caches if you know).

Memory operations and alignment network

LOADs and STOREs need an alignment network that makes sure data loaded/written are aligned.

lb R1, 1(\$s3)



For the Curious ones

https://lemire.me/blog/2012/05/31/data-alignment-for-speed-mythor-reality/

Single Cycle Processor

- All operations single cycle 😳
- Clock cycle (unit of time) will be defined based on the longest instruction.
- Two paths of interest: datapath and control. Control tells datapath what to do.
- Do not forget the stored program concept.

Clock Cycle

Tick, clock tick, clock period, clock, clock cycle, or cycle

Discrete time intervals

Based on processor frequency (clock rate)

```
1GHz processor, clock cycle = 1ns
4GHz processor, clock cycle = 0.25ns
```



Let's start with the datapath

Anything that stores data or operates on data, within a processor

Computer Architecture

Instruction Memory



Remember: No writes to instruction memory ③

Not concerned about how programs are loaded into this memory.

Program Counter



Remember: No writes to instruction memory ③



The ALU



Data Memory

Memory Read/Write



Why data and instruction memory and not one memory? Later in the course ③



PC == Program Counter, points to next instruction.

Computer Architecture

Decode and Execute





Computer Architecture



Computer Architecture



Branch Instructions Syntax: BEQ \$1, \$2, 12 Action: If (\$1 != \$2), PC = PC + 4 Action: If (\$1 == \$2), PC = PC + 4 + 48



Control Signals So far

- MemRead
- MemWrite
- RegWrite
- MemtoReg
- RegDst
- ALUop, ALUSrc
- PCSrc (we have not discussed about the branch)





In detail

- MemRead: Read from memory when assert
- MemWrite: Write into the memory when assert
- RegWrite: Reg. on Write register updated with the input, on assert
- MemtoReg: On assert, memory to register, on deassert, ALU to register
- RegDst: On assert, use rd field, on deassert use rt field
- ALUSrc: On assert, lower 16 bits of an inst., on deassert from the second register
- PCSrc: On assert, branch target, deassert, PC+4

Control Signal Table

Operation	RegDst	RegWrite	ALUSrc	ALUOp	MemWrite	MemRead	MemToReg
add	1	1	0	010	0	0	0
sub	1	1	0	110	0	0	0
and	1	1	0	000	0	0	0
or	1	1	0	001	0	0	0
slt	1	1	0	111	0	0	0
lw	0	1	1	010	0	1	1
SW	X	0	1	010	1	0	Х
beq	Х	0	0	110	0	0	Х

The Complete Picture



Why not single cycle?

• The longest possible datapath is the clock cycle time.

What does it mean?

Why not single cycle?

For example, lw \$t0, -4(\$sp) needs 8ns, assuming the delays shown here.





An add instruction: no need of 8ns

Why not single cycle?

• The longest possible datapath is the clock cycle time.

Violating *common case fast (Confucius says)*

Oh No! Such a bad design



Single to Multi Cycle





que tenga un buen día