



CS230: Digital Logic Design and Computer Architecture Lecture 12: Data/Control Hazards https://www.cse.iitb.ac.in/~biswa/courses/CS230/main.html

https://www.cse.iitb.ac.in/~biswa/

The ideal world

• Uniform Sub-operations

-Operation (op) can be partitioned into uniform-latency sub-ops

Repetition of Identical Operations

 –Same ops performed on many different inputs

- Independent Operations
 - -All ops are mutually independent

The real world

• Uniform Sub-operations NO

-Operation can be partitioned into uniform-latency sub-ops

Repetition of Identical Operations NO

 –Same ops performed on many different inputs

- Independent Operations NO
 - -All ops are mutually independent




What is a hazard ? Anything that prevents an instruction to move ahead in the pipeline.

Structural/Data/Control

Hazards


Structural: Resource conflicts, two instructions want to access the same structure on the same clock cycle.

An Example with unified (single) memory



Can't read same memory twice in same clock cycle

What about registers?




Can read/write the register file (same register) in same clock cycle ⓒ but.. Real picture is different

Remember: Edge-

Structural hazards are highly infrequent triggered Computer Architecture


Data Hazards



INSTRUCTION DEPENDS ON THE RESULT (DATA) OF PREVIOUS INSTRUCTION(S).


HAZARDS HAPPEN BECAUSE OF DATA DEPENDENCES.

Data dependences (hazards)




read-after-write (RAW) True dependence

Data dependences (hazards)



Data dependences (hazards)



Data Hazards

<u>Read-After-Write</u> (<u>RAW</u>)

• Read must wait until earlier write finishes

Anti-Dependence (WAR)

- Write must wait until earlier read finishes
- <u>Output Dependence</u> (<u>WAW</u>)
 - Earlier write can't overwrite later write
 (WAW hazard: not possible with vanilla 5-stage pipeline)

Data Hazards (Examples)

Time (clock cycles)

|

n

S

t


r.

r

d


е

r




Control Hazards

Hazards that arise from branch/jump instructions and any instructions that change the PC.




What happens on a hazard?




Instruction cannot move forward Instruction must wait to get the hazard resolved.

The pipeline must stall 🙁 It is like air bubbles in pipelines



How to implement a stall?



An example of an NOP

sll \$0 \$0 (in MIPS)

Simple Example (no bubbles)

add r3, r2, r1												
add r6, r5, r4												
C1	C2	C3	C4	C5	C 6	C7	C8					
IF1	ID1	IE1	IM1	IWB1								
	IF2	ID2	IE2	IM2	IWB2							

Simple Example (2 bubbles)

add r3, r2, r1											
add r6, r5, r3											
C1	C2	C3	C4	C5	C6	C7	C8				
IF1	ID1	IE1	IM1	IWB	1						
	IF2	ID2	ID2	ID2) IE2	IM2	IWB2				

Control Hazard and NOPs

time t4 t5 t6 t7 t0 t2 t3 t1 (I₁) 096: ADD IF_1 $ID_1 EX_1 MA_1 WB_1$ (I₂) 100: J 200 IF₂ ID₂ EX₂ MA₂ WB₂ (I₃) 104: ADD IF₃ [™]nop nop nop nop (I₄) 304: ADD IF₄ ID₄ EX₄ MA₄ WB₄

Resource Usage

time t2 t3 t4 t5 t6 t7 t0 t1 IF I_1 I_2 I_3 I_5 I_4 I_1 ID I_2 nop I_4 I_5 EX I_1 I_2 nop I_4 I_5 I_1 I_2 nop I_4 MA I_5 WB I_2 I_1 nop I₄ I_5

> *nop* ⇒ *pipeline bubble* Computer Architecture

What happens to the speedup?

Speedup = CPI unpipelined = CPI unpipelined

CPI pipelined

ideal CPI + stalls/instructions

Ideal CPI=1, assume stages are perfectly balanced


Data Hazard Detector and stalls

- Execute to decode:
- EX/MEM.RegisterRd = ID/EX.RegisterRs
- EX/MEM.RegisterRd = ID/EX.RegisterRt
- Memory to decode:
- MEM/WB.RegisterRd = ID/EX.RegisterRs
- MEM/WB.RegisterRd = ID/EX.RegisterRt
- what about instructions that do not write into the registers?




Route data as soon as possible after it is calculated to the earlier pipeline stage

Bypassing/forwarding: Updated Datapath



How does it help?

Time (clock cycles)




Computer Architecture

Ι n 5 t r. 0 r d е r

Does it help always?

Time (clock cycles)





Coffee Credits

Dhananjay: +1 XYZ : +2 ⊗