



CS230: Digital Logic Design and Computer Architecture Lecture 13: Mitigating Control Hazards https://www.cse.iitb.ac.in/~biswa/courses/CS230/main.html

https://www.cse.iitb.ac.in/~biswa/

Bypassing/forwarding: Updated Datapath



How does it help?

Time (clock cycles)



Does it help always?

Time (clock cycles)



What and Where? Control Hazard

What do we need to calculate next PC?

- For Jumps
 - Opcode, offset, and PC
- For Jump Register
 - Opcode and register value
- For Conditional Branches
 - Opcode, offset, PC, and register (for condition)
- For all others
 - Opcode and PC

In what stage do we know these?

- PC Fetch
- Opcode, offset Decode (or Fetch?)
- Register value Decode
- Branch condition ((rs)==0) Execute (or Decode?)

Speculate, PC=PC+4



I1	096	ADD
I ₂	100	J304
Iз	-104	ADD
<u>I</u> 4	304	ADD

What happens on mis-speculation, i.e., when next instruction is not PC+4? *kill How? Insert NOPs*

Conditional branches

I1096ADDI2100BEQZ r1 200I3104ADDI4304ADD

Instructions between a branch instruction and the target are in the wrong-path if the branch is not taken

Again (stalls/NOPs)

time t0 t1 t2 t3 t4 t5 t6 t7 (I₁) 096: ADD IF₁ ID_1 EX1 MA1 WB1 ID₂ EX₂ MA₂ WB₂ (I₂) 100: BEQZ 200 IF₂ IFз (I₃) 104: ADD ID₃ nop nop nop 108: (I4) IF₄ nop nop nop nop 304: ADD (I_5) IF₅ ID₅ EX₅ MA₅ WB₅

time t5 t0 t1 t3 t4 t6 t7 t2 IF T₁ I₂ Iз \mathbf{I}_4 **I**5 ID I1 nop I₅ I₂ Iз Resource EX I1 **I**2 nop nop I5 Usage MA \mathbf{I}_1 **I**2 nop nop I5 WB I1 **I**2 nop nop I₅

Branches: Taken/Not Taken and Target

Instruction

Taken known?

Target known?

9

After Inst. Decode After Inst. Decode

BEQZ/BNEZ After Inst. Execute After Inst. Execute what action should be taken in the decode stage? Can we add an ALU in the decode stage? Computer Architecture

What else can be done? Compiler?

Delayed branch: Define branch to take place AFTER a following instruction(used to be in early RISC processors)

branch instruction sequential successor₁ sequential successor₂

> sequential successor_n branch target if taken

Scheduling Branch Delay Slots

A. From before branch



A is the best choice, fills delay slot & reduces instruction count (IC) Computer Architecture

Scheduling Branch Delay Slots



A is the best choice, fills delay slot & reduces instruction count (IC) Computer Architecture

Scheduling Branch Delay Slots



A is the best choice

Word of Caution!

Do not put a branch in the branch delay slot 🛞

Stalls and Performance

Ν

For a program with N instructions and S stall cycles,

Average CPI = N

Stalls and Performance

Ν

For a program with N instructions and S stall cycles,

Average CPI = N+S

New Pipeline Speedup

Pipeline Speedup = Pipeline Depth

1+pipeline stalls because of branches

Pipeline stalls (branches) = Branch frequency X penalty

Data Hazards

Bypassing/forwarding

Stalls (NOPs) – if no scope for bypassing

Control hazards

Summary

Speculate, PC=PC+4, kill the wrong path

Delayed branch with the help of branch delay slots, new pipeline speedup





A quick recap

What if PC=PC+4? Not TRUE

Flush/kill all the instructions in the wrong path.







If branch, will it be taken?







If branch, will it be taken?



If taken, what is the target address?







If branch, will it be taken?



If taken, what is the target address?







If branch, will it be taken?



If taken, what is the target address?





We know whether it is a branch PC or not in the decode stage. Oh no 🙁

Branch Predictor: A bit deeper

Three tasks

- 1. Is the PC a branch/jump? YES/NO
- 2. If Yes, can we predict the direction? Taken or nottaken
- 3. If taken, can we predict the target address?

Let's see







Repository of Target Addresses (BTB: Branch Target Buffer)

Static (compiler) Direction Prediction Techniques Always not-taken: Simple to implement: no need for BTB, no direction prediction Low accuracy: ~30-40%

- Always taken: No direction prediction, we need BTB though Better accuracy: ~60-70%
- Backward branches (i.e., loop branches) are usually taken

Dynamic Predictors

Microarchitectural way of predicting it.

Simple one: Last time predictor







Implementation

K bits of branch instruction address



Implementation

K bits of branch instruction address

Branch history table of 2^K entries, 1 bit per entry



Implementation



Performance of Last-time predictor TTTTTTTTTNNNNNNNNN - 90% accuracy

Always mispredicts the last iteration and the first iteration of a loop branch

Accuracy for a loop with N iterations = (N-2)/N

+ Loop branches for loops with large number of iterations

-- Loop branches for loops will small number of iterations

Performance contd.

TNTNTNTNTNTNTNTNTNTN→ 0% accuracy 20% of all instructions are branches, 85% accuracy Last-time predictor CPI =

[1 + (0.20*0.15) * 2] =

1.06 (minimum two stalls to resolve a branch)



Coffee Credits Lisan: +1