



# CS230: Digital Logic Design and Computer Architecture Lecture 17: Caches

https://www.cse.iitb.ac.in/~biswa/courses/CS230/main.html

https://www.cse.iitb.ac.in/~biswa/

# Caching: 10K Feet View



# How big/small?

Core

Latency: low Area: low **Capacity:** low

![](_page_2_Picture_3.jpeg)

#### **Computer Architecture**

Capacity: high

![](_page_3_Figure_0.jpeg)

In-order Instruction Fetch (Multiple fetch in one cycle)

Processor core says all LOADs should take one cycle. Ehh!

**Computer Architecture** 

4

### Impact of one DRAM access

![](_page_4_Figure_1.jpeg)

### Impact of one DRAM access

![](_page_5_Figure_1.jpeg)

### Cache with latency

![](_page_6_Figure_1.jpeg)

# Cache hierarchy with latency

![](_page_7_Figure_1.jpeg)

# Cache hierarchy with latency

![](_page_8_Figure_1.jpeg)

# Takeaway

![](_page_9_Figure_1.jpeg)

![](_page_10_Figure_0.jpeg)

![](_page_11_Figure_0.jpeg)

#### Accessing a cache

![](_page_12_Figure_1.jpeg)

# Bytes to blocks (lines)

![](_page_13_Figure_1.jpeg)

Typical line size: 64 to 128 Bytes Computer Architecture

# A bit deeper: 1024 lines each of 32B

![](_page_14_Figure_1.jpeg)

# A bit deeper: 1024 lines each of 32B

![](_page_15_Figure_1.jpeg)

- Line number (index): 10 bits
- Byte offset (offset): 5 bits

# Direct Mapped Cache

![](_page_16_Figure_1.jpeg)

# Direct Mapped in Action

![](_page_17_Figure_1.jpeg)

### What if we have multiple ways?

![](_page_18_Figure_1.jpeg)

# 2-way associative in action

![](_page_19_Figure_1.jpeg)

#### 4-way associative: Just a better picture

![](_page_20_Figure_1.jpeg)

## Extreme: One cache, one set, fully associative

![](_page_21_Figure_1.jpeg)

# A bit different way

![](_page_22_Picture_1.jpeg)

#### Baker Street: Cache Index 😳

221b: Tag bits 😳

Sherlock Holmes: Byte offset 😳 😳

# Knobs of interest

Line size, associativity, cache size

Tradeoff: latency, complexity, energy/power

Tips: Think about the extremes: Line size = one byte or cache size Associativity = one or #lines Cache size = Goal oriented: latency/bandwidth or capacity

https://github.com/HewlettPackard/cacti/

#### Cache misses

Cold Miss: cache starts empty and this is the first reference

Conflict Miss: Many mapped to the same index bits

Capacity Miss: Cache size is not sufficient

Coherence Miss: in Multi-core systems, only [not I/O coherence]

## On a Miss, Replace a block, which block?

Think of each block in a set having a "priority" Indicating how important it is to keep the block in the cache

Key issue: How do you determine/adjust block priorities?

Ideally: Belady's OPT policy, replace the block that will be used furthest in the future. No one knows the future though <sup>(3)</sup>

There are three key decisions in a set: Insertion, promotion, eviction (replacement)

# A simple LRU (Least-Recently-Used) Policy

Cache Eviction Policy: On a miss (block *i*), which block to evict (replace) ?

![](_page_26_Figure_2.jpeg)

Cache Insertion Policy: New block *i* inserted into MRU.

![](_page_26_Figure_4.jpeg)

Cache Promotion Policy: On a future hit (block i), promote to MRU

We need priority bits per block. For example, a 16-way cache will need four bit/block LRU causes thrashing when working set > cache size

### Types of Applications

![](_page_27_Figure_1.jpeg)

# Let's redefine cache misses

- Compulsory: first reference to a line (a.k.a. cold start misses) • misses that would occur even with infinite cache
- Capacity: cache is too small to hold all data
  - misses that would occur even under perfect (Belady's) replacement policy
- **Conflict:** misses that occur because of collisions due to lineplacement strategy
  - misses that would not occur with ideal full associativity

# Coffee Credits

Karan : + 1 Dhananjay: +1

![](_page_29_Picture_2.jpeg)

# хорошего дня