



## CS230: Digital Logic Design and Computer Architecture Lecture 18: Caches and Prefetching https://www.cse.iitb.ac.in/~biswa/courses/CS230/main.html

https://www.cse.iitb.ac.in/~biswa/

### Cache knobs and Misses

- Larger cache size +reduces capacity and conflict misses?
  - hit time will increase
- Higher associativity
  +reduces conflict misses
  - increase hit time
- Larger line size
  - +reduces compulsory misses
  - increases conflict misses and miss penalty

#### Line size

Too small blocks:

don't exploit spatial locality well have larger tag overhead

Too large blocks:

too few total # of blocks

likely-useless data transferred



Line size

Extra bandwidth/energy consumed

#### Cache size



#### Associativity

#### Myth: It should be power of two. NO!!



L1 cache: lower associativity, hit time L3 cache: higher associativity

#### Cache Performance

How good is the cache for a given application?

Hit rate

Miss rate

Misses per kilo instructions (MPKI)



#### Average Access Time

On average, how much time it takes for a LOAD to complete *Average memory access time (AMAT) =* 

*Hit time + Miss rate x Miss penalty* 

*Hit time-L1 + Miss rate-L1 x Miss penalty-L1* Miss penalty-L1 = Hit time-L2 + Miss rate-L2 x Miss penalty-L2 *Hit time: Low, Miss rate: Low , Miss penalty: Low* 

Ideally, miss rate = 0.00% and hit time should be one cycle, so all LOADs will take just one cycle ③





A Dreamy World



#### **Computer Architecture**

9









## On a miss: Critical Word first



On a miss, respond with the word/byte requested to the core so that core can continue while fetching the rest of the block

## On a miss: Early Restart



On a miss, fetch the words/bytes in normal order, but as soon as the requested word/byte of the block arrives, send it to the core.







#### Non-blocking cache





K-entry MSHR allows K outstanding misses: provides memorylevel parallelism



DRAM response time is not constant: can take from 60 cycles to 1000s of cycles (on a multi-core system).



DRAM response time is not constant: can take from 60 cycles to 1000s of cycles (on a multi-core system).



DRAM response time is not constant: can take from 60 cycles to 1000s of cycles (on a multi-core system).

### What about writes (stores)

On a hit: Update the cache block. We need an additional bit in tag-store, named *dirty bit along with the valid bit and* <u>replacement priority bits</u>.

Write-through cache: On a hit, write into a cache block and also into the next-level in the memory hierarchy

Write-back cache: On a hit, write into a cache block only, and during replacement update the next-level

#### What about writes: Writeback cache



### What about writes: On replacement



#### Write-back cache



## What about a write miss?



STORE gets converted to a LOAD, and data is allocated into the cache (write-allocate policy).

Usually write-allocate is used with the write-back caches.

## Write Merging

# STORE to address Z, Z+1, Z+16, Z+63 merged as all belong to one cache line of 64 bytes.

#### The Bigger Picture

CPU time = CPU execution cycles + Memory-stall cycles

Clock cycle time may be different Memory-stall cycles = Read-stalls + Write-stalls

Read/Write stalls =

#Reads/writes X Read/Write miss-rate X Read/write miss-penalty



### Latency Hiding Technique



#### 10K Feet View

What?

Latency-hiding technique - Fetches data before the core demands.

#### Why?

Off-chip DRAM latency has grown up to 400 to 800 cycles.

#### How?

By observing/predicting the demand access (LOAD/STORE) patterns.

#### Prefetch Degree

Prefetch Degree: Number of prefetch requests to issue at a given time.



#### Prefetch Distance

## **Prefetch Distance:** How far ahead of the demand access stream are the prefetch requests issued?



#### Next-line prefetcher

**Next Line:** Miss to cache block X, prefetch X+1. Degree=1, Distance=1

Works well for L1 Icache and L1 Dcache.

#### What About this?





#### IP-stride prefetcher



#### Metrics of interest

Accuracy

Coverage

Timeliness

#### If interested, have a read

#### Bouquet of Instruction Pointers: Instruction Pointer Classifier-based Hardware Prefetching

## DPC3@ISCA '19 ISCA '20

https://www.cse.iitb.ac.in/~biswa/IPCP\_ISCA20.pdf https://biswabandan.medium.com/from-cricket-to-winning-thedata-prefetching-championship-at-isca-2019-7ffe4bf5a710

## Coffee credits Dhananjay: +1

# iyi günler