## CS230: Digital Logic Design and Computer Architecture <br> Lecture 3: Combinational Circuits

https://www.cse.iitb.ac.in/~biswa/courses/CS230/main.html

## rrcucuras

## grrucup

## Phones (smart/non-smart) on silence plz, Thanks



## Logistics

- Join Piazza now
- Lab-1 will be up soon (mostly on Friday)
- Do come with your queries for Monday's lab.
- Tutorial for selected students on Monday 4:20 PM
- Problem set 1 is up. Ungraded, for your practice only
- Detailed course content is at the ASC.
- Email me: biswa@cse.iitb and not on @iitb


## Combinational Circuits

- Combinational logic is often grouped into larger building blocks to build more complex systems
- Hides the unnecessary gate-level details to emphasize the function of the building block
- Output is only dependent on the input
- We now examine:
- Decoder
- Multiplexer
- Full adder


## Decoder

- "Input pattern detector"
- $n$ inputs and $2^{n}$ outputs
- Exactly one of the outputs is 1 and all the rest are Os
- The output that is logically 1 is the output corresponding to the input pattern that the logic circuit is expected to detect
- Example: 2-to-4 decoder

The complement of a decoder is encoder

| $A_{1}$ | $A_{0}$ | $Y_{3}$ | $Y_{2}$ | $Y_{1}$ | $Y_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |



## Contd.

- $n$ inputs and $2^{n}$ outputs
- Exactly one of the outputs is 1 and all the rest are 0 s
- The output that is logically 1 is the output corresponding to the input pattern that the logic circuit is expected to detect
- Mostly decoders have an enable signal. Output is only generated if the enable is high.

- Build a $4 \times 16$ decoder using $2 \times 4$ decoders (decoder tree)..



## Multiplexer

- Selects one of the $N$ inputs to connect it to the output
- based on the value of a $\log _{2} N$-bit control input called select
- Example: 2-to-1 MUX
- When $S$ is $0, Y$ is $D_{0}$ and when $S$ is $1, Y$ is $D_{1}$


| $S$ | $D_{1}$ | $D_{0}$ | $Y$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

## Contd.

- Selects one of the $N$ inputs to connect it to the output
- based on the value of a $\log _{2} \mathrm{~N}$-bit control input called select
- Example: 2-to-1 MUX



## From 2 to 4:1 MUX



## Adder

- The most basic arithmetic operation in a digital computer is addition.
- Half Adder is a combination circuit that performs addition of 2 bits.

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| $\boldsymbol{a}$ | $\boldsymbol{b}$ | Carry | Sum |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

$$
\begin{aligned}
\text { Sum } & =\bar{a} b+a \bar{b}=a \oplus b \\
\text { Carry } & =a b
\end{aligned}
$$



- Full Adder is a combinational circuit that forms the arithmetic sum of three input bits. It is described by the following truth table:

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{c}$ | $\boldsymbol{b}$ | $\boldsymbol{a}$ | $\boldsymbol{C}_{\text {out }}$ | Sum |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |



$$
\begin{aligned}
& \text { Sum }=\bar{a} \bar{b} c+\bar{a} b \bar{c}+a \bar{b} \bar{c}+a b c=a \oplus b \oplus c \\
& C_{o u t}=a b+a c+b c=a b+c(a+b)
\end{aligned}
$$

## Implementation

$$
\begin{aligned}
& \text { Sum }=\bar{a} \bar{b} c+\bar{a} b \bar{c}+a \bar{b} \bar{c}+a b c=a \oplus b \oplus c \\
& C_{\text {out }}=a b+a c+b c=a b+c(a+b)
\end{aligned}
$$



Computer Architecture

## Ripple Carry Adder



## Comparator (Equality Checker)



Equal


## ALU (Arithmetic Logic Unit)

ALU operations


ALU symbol

| $F_{2: 0}$ | Function |
| :--- | :--- |
| 000 | A AND B |
| 001 | A OR B |
| 010 | A + B |
| 011 | not used |
| 100 | A AND $\overline{\mathrm{B}}$ |
| 101 | A OR $\overline{\mathrm{B}}$ |
| 110 | A - B |
| 111 | SLT |



## Sequential Circuit

- Combinational circuit output depends only on current input
- We want circuits that produce output depending on current and past input values - circuits with memory
- How can we design a circuit that stores information?




## Textbook Reading

Coffee points:

- Atharva 210070014



