## CS230: Digital Logic Design and Computer Architecture <br> Lecture 4: Sequential Circuits <br> https://www.cse.iitb.ac.in/~biswa/courses/CS230/main.html

## rrcucuras

## grrucup

## Phones (smart/non-smart) on silence plz, Thanks

Logistics

- Join Piazza now, plz
- Lab-1 will be up after today's lecture
- Do come with your queries for Monday's lab.
- Tutorial for selected students on Monday 4:20 PM, Try the problem set-I before coming to tutorial

Quiz-1 on January 27

## Sequential Circuit

- Combinational circuit output depends only on current input
- We want circuits that produce output depending on current and past input values - circuits with memory
- How can we design a circuit that stores information?



## The base for any storage



If $Q$ is zero then $Q$ complement is 1 . Note that the circuit has no inputs $;$

- Clock signals are usually periodic.


## The Clock as some need it



- Duty cycle = ON Time / Clock Period
- Frequency = 1/Time Period
- Units are in Hz

Clock is driven by the slowest combinational circuit/path. Clock is responsible for triggering a state change

Logic beat (like heart beat) oscillates between high and low voltage but at a constant frequency

## Clock and Storage Elements

Storage elements are affected only at the arrival of a clock pulse.

Storage elements are usually called as a latch/flip-flop.

They maintain a binary state until directed by a clock pulse.

## S-R Latch

- Cross-coupled NOR/NAND gates
- Data is stored at $\mathbf{Q}$ (inverse at $\mathbf{Q}^{\prime}$ )
- $\mathbf{S}$ and $\mathbf{R}$ are control inputs
- $S=$ Set, $Q=1$-> $S=1, Q=0 ; S=0$
- $\mathrm{R}=$ Reset


## S-R Latch

Three inputs: Set, Reset, and a proxy clock Circuit works only when the proxy clock is ON S=Set $\quad R=$ Reset


## Contd.

Given the current state and inputs to a latch, what is the next state. Typically, symbols $Q, Q_{n-1}, Q^{t}$, etc. are used to denote the current state, and correspondingly, $Q^{*}, Q_{n}, Q^{t+1}$, etc. denote the next state


| $S$ | $R$ | $Q^{*}$ |
| :---: | :---: | :---: |
| 0 | 0 | $Q$ |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | Undefined (00) |

## NAND gates

## - Cross-coupled NAND gates

- Data is stored at $\mathbf{Q}$ (inverse at $\mathbf{Q}^{\prime}$ )
- $\mathbf{S}$ and $\mathbf{R}$ are control inputs
- In quiescent (idle) state, both $\mathbf{S}$ and $\mathbf{R}$ are held at 1

- $\mathbf{S}$ (set): drive $\mathbf{S}$ to 0 (keeping $\mathbf{R}$ at 1) to change $\mathbf{Q}$ to 1
- $\mathbf{R}$ (reset): drive $\mathbf{R}$ to 0 (keeping $\mathbf{S}$ at 1) to change $\mathbf{Q}$ to 0
- $\mathbf{S}$ and $\mathbf{R}$ should never both be 0 at the same time

| Input |  | Output |
| :---: | :---: | :---: |
| $R$ | $S$ | $Q$ |
| 1 | 1 | $Q_{\text {prev }}$ |
| 1 | 0 | 1 |
| 0 | 1 | 0 |
| 0 | 0 | Forbidden |



| Input |  | Output |
| :---: | :---: | :---: |
| $R$ | $S$ | $Q$ |
| 1 | 1 | $\mathrm{Q}_{\text {prev }}$ |
| 1 | 0 | 1 |
| 0 | 1 | 0 |
| 0 | 0 | Forbidden |

1. If $\mathbf{R}=\mathbf{S}=\mathbf{0}, \mathbf{Q}$ and $\mathbf{Q}^{\prime}$ will both settle to $\mathbf{1}$, which breaks our invariant that $\mathbf{Q}=!\mathbf{Q}^{\prime}$
2. If $\mathbf{S}$ and $\mathbf{R}$ transition back to 1 at the same time, $\mathbf{Q}$ and $\mathbf{Q}^{\prime}$ begin to oscillate between 1 and 0 because their final values depend on each other (metastability)

- This eventually settles depending on variation in the circuits


## Gated D-latch

- How do we guarantee correct operation of an S-R Latch?
- Add two more NAND gates!


| Input |  | Output |
| :---: | :---: | :---: |
| WE | D | Q |
| 0 | 0 | $\mathrm{Q}_{\text {prev }}$ |
| 0 | 1 | $\mathrm{Q}_{\text {prev }}$ |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

- $\mathbf{Q}$ takes the value of $\mathbf{D}$, when write enable (WE) is set to 1
- $\mathbf{S}$ and $\mathbf{R}$ can never be 0 at the same time!


## Why are latches not preferred? Coffee points++

The inputs should not change while the gate signal is asserted (otherwise there are multiple state changes which can lead to problems in a circuit).

## One Solution

- What if we change our states only on clock edge and call me edge-triggered


## Edge Triggering Master-slave D Flip-flop with two latches



Negative edge triggered flipflop

At a given time, only one latch is alive (either master or slave)


## Summary



Gates are building blocks of combinational circuits

Latches are built from gates

Flip-flops are built from latches

## Register

How can we use D latches to store more data?

- Use more D latches!
- A single WE signal for all latches for simultaneous writes


Here we have a register, or a structure that stores more than one bit and can be read from and written to

This register holds 4 bits, and its data is referenced as Q[3:0]

## Register

How can we use D latches to store more data?

- Use more D latches!
- A single WE signal for all latches for simultaneous writes


Here we have a register, or a structure that stores more than one bit and can be read from and written to

This register holds 4 bits, and its data is referenced as Q[3:0]

22


## Sequential circuit 101 again

Combination of latches/flip-flops and combinational elements (gates).

Flip-flops need a clock



| Present <br> state |  | Input |  |
| :---: | :---: | :---: | :---: | :---: | :---: |

$$
A(t+1)=A x+B x, B(t+1)=A^{`} x, y=A x^{`}+B x^{`}
$$

State Table


## Try it for a binary counter ()

Lab-1 coming up


# World of State machines (FSMs) Moore and Mealy Machines 

## Moore vs Mealy

Moore machine: Output depends on the current state

Mealy machine: Output depends on the current state and inputs

- Serial input string


## Odd Parity Checker



Mealy


- OUT=1 if odd \# of 1s in input
- OUT=0 if even \# of 1 s in input
- Let's do this for Moore and Mealy

Computer Architecture

State Transitions
Output changes only when the state changes Appears after the state transition takes place outputs change at clock edge
Even $=0$
Odd = 1

| Present <br> State | Input | Next <br> State | Prese <br> Outp |
| :--- | :---: | :--- | ---: |
| Even | 0 | Even | 0 |
| Even | 1 | Odd | 0 |
| Odd | 0 | Odd | 1 |
| Odd | 1 | Even | 1 |


| Present <br> Output |
| :---: |
| 0 |
| 0 |
| 1 |
| 1 |
| 1 |
|  |

Output changes when the state and input changes Appears before the state transition is completed React faster to inputs - don't wait for clock Mealy

| 1Present <br> State | Input | Next <br> State | Present <br> Output |
| :---: | :---: | :---: | :---: |
| Even | 0 | Even | 0 |
| Even | 1 | Odd | 1 |
| Odd | 0 | Odd | 1 |
| Odd | 1 | Even | 0 |

Computer Architecture ..... 30


## 01/10 detector: Moore Machine



Computer Architecture

## 01/10 detector: Mealy Machine



| reset | input | current <br> state | next <br> state | current <br> output |
| :---: | :---: | :---: | :---: | :---: |
| 1 | - | - | A | 0 |
| 0 | 0 | A | B | 0 |
| 0 | 1 | A | C | 0 |
| 0 | 0 | B | B | 0 |
| 0 | 1 | B | C | 1 |
| 0 | 0 | C | B | 1 |
| 0 | 1 | C | C | 0 |

## Textbook Reading

H\&H, 3.2 and 3.4

## Coffee Credits

## Anshika 210050014

## இम்த நாள்: இயிய நாளாகட்டும்

