



CS305: Computer Architecture

Instruction Pipeline Hazards

<https://www.cse.iitb.ac.in/~biswa/courses/CS305/main.html>

<https://www.cse.iitb.ac.in/~biswa/>




What is a hazard ? Anything that prevents an instruction to move ahead in the pipeline.

Structural/Data/Control Hazards


Structural: Resource conflicts, two instructions want to access the same structure on the same clock cycle.

An Example with unified (single) memory



Can't read **same memory twice** in same clock cycle

What about registers?




Can read/write the **register file (same register)** in same clock cycle

Remember: Edge-triggered

Structural hazards are highly infrequent

Data Hazards




Instruction depends on the result (data) of previous instruction(s).



Hazards happen because of data dependences.

Data dependences (hazards)

```
add  R1, R2, R3
sub  R2, R4, R1
or   R1, R6, R3
```




read-after-write
(RAW)

True dependence

Data dependences (hazards)


```
add  R1, R2, R3
sub  R2, R4, R1
or   R1, R6, R3
```



read-after-write
(RAW)

True dependence

```
add  R1, R2, R3
sub  R2, R4, R1
or   R1, R6, R3
```




write-after-read
(WAR)

anti dependence

Data dependences (hazards)


```
add  R1, R2, R3
sub  R2, R4, R1
or   R1, R6, R3
```



read-after-write
(RAW)

True dependence


```
add  R1, R2, R3
sub  R2, R4, R1
or   R1, R6, R3
```



write-after-read
(WAR)

anti dependence

```
add  R1, R2, R3
sub  R2, R4, R1
or   R1, R6, R3
```



write-after-write
(WAW)

output dependence

Data Hazards

Read-After-Write (RAW)

- Read must wait until earlier write finishes

Anti-Dependence (WAR)

- Write must wait until earlier read finishes

- Output Dependence (WAW)

- Earlier write can't overwrite later write (WAW hazard: not possible with vanilla 5-stage pipeline)

Data Hazards (Examples)

Time (clock cycles)

*I
n
s
t
r.
O
r
d
e
r*


add r1,r2,r3

sub r4,r1,r3

and r6,r1,r7

or r8,r1,r9

xor r10,r1,r11



Computer Architecture



Control Hazards

Hazards that arise from branch/jump instructions and any instructions that change the PC.

An Example


10: beq r1,r3,36

14: and r2,r3,r5 ☹️

18: or r6,r1,r7 ☹️


22: add r8,r1,r9 ☹️

50: xor r10,r1,r11



What do you do with the 3 instructions in between?

How do you do it?



What happens on a hazard?


Instruction cannot move forward
Instruction must wait to get the hazard resolved.

The pipeline must stall 😞


It is like air bubbles in pipelines

Stall/Bubble

De-assert all control signals



How to implement a stall?



*Don't fetch a new instruction and don't change the PC
insert a nop in the IR (Compiler way of doing things)*

An example of an NOP

`sll $0 $0 (in MIPS)`

Simple Example
(no bubbles)

add r3, r2, r1


add r6, r5, r4

C1 C2 C3 C4 C5 C6 C7 C8



IF1 ID1 IE1 IM1 IWB1

 IF2 ID2 IE2 IM2 IWB2

Simple Example
(2 bubbles)



Control Hazard and NOPs



nop ⇒ *pipeline bubble*

What happens to the speedup?

$$\text{Speedup} = \frac{\text{CPI unpipelined}}{\text{CPI pipelined}} = \frac{\text{CPI unpipelined}}{\text{ideal CPI} + \text{stalls/instructions}}$$

Ideal CPI=1, assume stages are perfectly balanced

Summary



Pipeline hazards: Data and control are the main concerns



Hazards introduce stalls



Stalls affect speedup, Usage of NOPs (compiler's way of stalling)

Dankie