



CS305: Computer Architecture

Pipeline Hazards: Mitigations

<https://www.cse.iitb.ac.in/~biswa/courses/CS305/main.html>

<https://www.cse.iitb.ac.in/~biswa/>

Data Hazard Detector and stalls

Execute to decode:

EX/MEM.RegisterRd = ID/EX.RegisterRs

EX/MEM.RegisterRd = ID/EX.RegisterRt

Memory to decode:

MEM/WB.RegisterRd = ID/EX.RegisterRs


MEM/WB.RegisterRd = ID/EX.RegisterRt

what about instructions do not write into the registers?

Bypassing


*Route data **as soon as possible** after it is calculated to the earlier pipeline stage*

Bypassing/forwarding: Updated Datapath



How does it help?

Time (clock cycles)



Computer Architecture

Does it help always?

Time (clock cycles)



*I
n
s
t
r.


O
r
d
e
r*

lw r1, 0(r2)

sub r4, r1, r6


and r6, r1, r7

or r8, r1, r9




Computer Architecture

Bypassing: Visualizing Pipeline



Each *stall or kill* introduces a bubble $\Rightarrow CPI > 1$

When is data actually available? **At Execute**



A new datapath, i.e., a *bypass*, can get the data from the output of the ALU to its input. Note that bypassing does not mitigate control hazards

What and Where? Control Hazard


What do we need to calculate next PC?

- For Jumps
 - Opcode, offset, and PC
- For Jump Register
 - Opcode and register value
- For Conditional Branches
 - Opcode, offset, PC, and register (for condition)
- For all others
 - Opcode and PC

In what stage do we know these?

- PC - Fetch
- Opcode, offset - Decode (or Fetch?)
- Register value - Decode
- Branch condition $((rs)=0)$ - Execute (or Decode?)

Speculate, PC=PC+4



I ₁	096	ADD
I ₂	100	J304
I ₃	104	ADD
I ₄	304	ADD

What happens on mis-speculation, i.e., when next instruction is not PC+4?

kill

How? Insert NOPs



Conditional branches

I ₁	096	ADD
I ₂	100	BEQZ r1 200
I ₃	104	ADD
I ₄	304	ADD

Branch condition is not known
until the execute stage

Instructions between a branch instruction and the target are
in the **wrong-path** if the branch is not taken

Again (stalls/NOPs)



Branches: Taken/Not Taken and Target

Instruction

Taken known?

Target known?

J

After Inst. Decode

After Inst. Decode

BEQZ/BNEZ

After Inst. Execute

After Inst. Execute

what action should be taken in the decode stage?

Can we add an ALU in the decode stage?

Branches: Taken/Not Taken and Target

Instruction

Taken known?

Target known?

J

After Inst. Decode

After Inst. Decode

BEQZ/BNEZ

After Inst. Decode

After Inst. Execute

Assumption that the decode stage has an ALU (comparator)

Takk