




## CS773: Computer Architecture for Performance and Security

Lecture 3: Timing Channel and Transient Attacks


https://www.cse.iitb.ac.in/~biswa/

#### No memory sharing?

#### What If I do not share anything with you ??




#### Prime+Probe





# Step 0:Spy *fills* the entire shared cache

#### Prime+Probe






Step 0:Spy *fills* the entire shared cache

Step 1: Victim *evicts* cache blocks while running

#### Prime+Probe



Step 0:Spy *fills* the entire shared cache

Step 1: Victim *evicts* cache blocks while running

Step 2: Spy *probes* the cache set




If **misses** then victim has accessed the set

5


#### Notion of Time Gap

	WAIT
	PRIME
	PROBE
	ACCESS
✓ ~5K to 10K cycles	


#### Inclusiveness



#### Inclusiveness



#### Inclusiveness



Thrashing Entire LLC: Questions of interest Extremely Slow pre-attack step: Think about an 8MB/16MB LLC


Why not thrash a group of addresses that are mapped to the same set?

Is there an algorithm to find out the same? Eviction set algorithm?


But what about virtual to physical address translation? LLC will have the physical address.

How to trigger requests that will go to the same set bypassing L1 and L2?

#### Attacker cannot control: LLC with 1024 sets



#### What if we have huge pages



Awesome. Now attacker can control all the accesses to a particular set. 12

#### What About?

Effect of cache replacement policy at the LLC?

#### What if it is adaptive?

What if attacker's access pattern is predictable?


A hardware prefetcher can affect the eviction set creation process?

# Hardware Prefetching

X+1

1

Χ



#### What About?


Effect of cache replacement policy at the LLC?

#### Fool the replacement policy too.

What if attacker's access pattern is predictable?

Fool the prefetcher too.

#### Questions of interest





#### How Practical?

UMM...IT'S VERY PRACTICAL

Future is uncertain, if we do not take care of present attacks, future may be worse 🔗


#### Transient Execution Attack

A speculative instruction may squash: Affects microarchitecture state

A transient instruction will squash (will not get committed)


A non-transient instruction will not squash (eventually get committed/retired)

#### Modern Processors: In-order fetch



In-order Instruction Fetch (Multiple fetch in one cycle)

#### Modern Processors: Out-of-order Execute




2. LOAD	
1. SUB	
3. LOAD	
5. LOAD	
4. MUL	$\mathcal{I}$


In-order Instruction Fetch (Multiple fetch in one cycle)

Out of order execute

#### Modern Processors: In-order Commit



2. LOAD	
1. SUB	
3. LOAD	
5. LOAD	
4. MUL	




In-order Instruction Fetch (Multiple fetch in one cycle)

Out of order execute

In-order Completion (commit)

#### Modern Processors: In-order Commit




In-order Instruction Fetch (Multiple fetch in one cycle)

Out of order execute

In-order Completion (commit)


#### Modern Processors: Speculative Execution



In-order Instruction Fetch (Multiple fetch in one cycle)

Recent Intel processors have 352-entry ROBs

#### Modern Processors: Speculative Execution




In-order Instruction Fetch (Multiple fetch in one cycle)

Same happens in the case of a page fault, exception etc...

#### Spectre and Meltdown



#### Spectre in Action: Fasten Your Seat Belts



```
int CS773Array = [100, 200, 300];
int attacker = 4;
if (attacker < sizeof(CS773Array))
      y = MyArray[CS773Array[attacker]*512]
```



Branch predictor returns TRUE 🟵

```
int CS773Array = [100, 200, 300];
int attacker = 4;
if (attacker < sizeof(CS773Array))
      y = MyArray[CS773Array[attacker]*512]
```

Branch predictor returns TRUE 🛞

**T T T T T T T T T T T T** 

Attacker has mis-trained it oxtimes oxtimes

How? By using values less than 3 always  $\mathfrak{S}$ 

```
int CS773Array = [100, 200, 300];
int attacker = 4;
if (attacker < sizeof(CS773Array))
      y = MyArray[CS773Array[attacker]*512]
```

Branch predictor returns TRUE  $\otimes$ 

Attacker has mis-trained it  $\boldsymbol{\boldsymbol{\otimes}}$   $\boldsymbol{\boldsymbol{\otimes}}$ 

Processor is on the wrong-path  $\mathfrak{S} \mathfrak{S}$ 

```
int CS773Array = [100, 200, 300];
int attacker = 4;
if (attacker < sizeof(CS773Array))
      y = MyArray[CS773Array[attacker]*512]
```

Branch predictor returns TRUE  $\otimes$ 

Attacker has mis-trained it  $\boldsymbol{\boldsymbol{\otimes}}$   $\boldsymbol{\boldsymbol{\otimes}}$ 

Processor is on the wrong-path  $\mathfrak{S} \mathfrak{S}$ 

Branch resolution latency 200 cycles  $\mathfrak{S} \mathfrak{S} \mathfrak{S}$ 

#### Within these 200 cycles $\odot$

```
int CS773Array = [100, 200, 300];
int attacker = 4;
if (attacker < sizeof(CS773Array))
      y = MyArray[CS773Array[attacker]*512]
```

CS773Array[4] is in L1/L2/L3 🛞

The address is in the cache  $\ensuremath{\mathfrak{S}}\xspace$ 

Yes, you guessed it right: F+R, P+P cache attacks 🛞 🛞 🛞

```
After say 200 cycles
```

Processor realized it was a mistake and *squashed* all wrong path instructions


But cache has the data oxtimes

y = MyArray[CS773Array[attacker]\*512]

LOAD MyArray[0] 60 ns LOAD MyArray[512] 60 ns LOAD MyArray[1024] 5 ns Bingo !! <u>CS773Array[attacker] = 2</u>

### Meltdown: The O3 Curse!!





#### Readings

- Last-Level Cache Side-Channel Attacks are Practical: <u>https://ieeexplore.ieee.org/document/7163050</u>
- Spectre and Meltdown: <u>https://meltdownattack.com/</u>

#### Logistics

Group/team: Do it ASAP. We will float papers on January 17.

Piazza Participation: ??

## Thanks