

## memory virtualization.

design 0: restricted VA + 1-1 V2P mappings

design 1: base + bounds (limit) || multi-programming

1a. software-based relocation (static)

1b. hardware-based relocation (dynamic)

$$\Rightarrow (PA = VA + \text{base address}) \leftarrow \text{translation/mapping}$$

### example

$n = 3000;$


$n = n+3;$

moving contents at add.  
in ebx to eax

add 3, eax

mov eax, (%ebx)

jmp #EXIT



① Fetch inst. from


Execute (Load from %ebx)

Fetch inst.

Execute

Fetch inst.

Execute (Store to %ebx)



② H/w support

- CPU to have base & limit/bound registers


- h/w w/ CPU+MMU tightly coupled execution.

- ISA support w/ privileged instructions to update reg.


- ability to raise exceptions & reg. handlers.


③ OS implications.

(i) - free memory mgmt. - "what should be the base reg. value of a new process?"



(ii) ~ memory reclamation





design 2: segmentation.