

- table design — # levels, page size.

- TLBs — address translation cache. || VPN → PPN

need for TLB flushes on context s/w.

② ~ valid partial flush on context s/w.

$$L = h \cdot T_a + (1-h) W_a$$

— memory access || translation latency.

access on hit

access latency w/ page walk

① What happens when a VA has no page table mapping?


- page fault occurs — interrupt raised by mmu

- page fault handler

may involve actions

- VA correctness check
- "finds" page
- map the page via page table
- swapping etc.


- "reissue" faulting instruction.



②



2



3

invalid mappings (generate page fault)

no mapping.
 no permission violation.
 no mapping ever created
 mapping currently not available.


residual LSB bits of a page table entry.

PDE } flags


VALID — 0/1

PRESENT — 0/1

PTE



mapping valid
no page!



no page!
(mostly on disk)