



Lecture # 13

memory virtualization & memory management.

abstraction ~ process (virtual) address space.

scan mechanism : $v2p$ translation mapping




eg (i)

32-bit address range

4096 byte pages


4 byte PTEs



PTE points to a physical page. (for access)


(ii) page size — ~~2^{12}~~ 2^{22} ~ 4MB page.

2^{10} ptes for 2^{22} bytes per page
pte size 4 bytes




(2) 32 bit address space

4096 bytes pages $\frac{4096}{8 \text{ byte ptes.}} \sim 2^3$ \sim $\frac{4096}{8} \sim 512$ entries



what is a pte.



\Rightarrow starting address of a page.


overheads of paging / page table based virtualization.

(i) OS needs non-process memory to store page tables.

incrementally build page tables
page tables can be swapped!

(ii) cost of translation / page table walk.

Sharing of page tables!




TLB: translation lookaside buffer.

cache: to resolve $VA \rightarrow PA$ mappings.

store: $VPN \rightarrow MPN$ entry.

- part of the CPU.



— hardware (mmu) , OS, process