


(*) the address space abstraction ~ virtual memory

(i) H/w picture



eg: 32-bit CPU

~ addressable range

$$2^{32} \sim \underline{4 \text{ GB}}$$

address range from


$$0 \text{ --- } 2^n - 1$$

where 'n' is width in # bits

(*) addressable range vs. physical memory
max. addressable locⁿs. available memory.

1 address $\Rightarrow$ 1 byte. (byte-addressable)

(ii) how does a process view its memory?




(iii) how to manage memory across processes / (process view) ^{for this} (process view)

requirements:

- (i) isolation.
- (ii) sharing possibilities / efficiency.
- (iii) zero-starting linear address range w/ full addressability.

design 0:

1:1 mapping of process address range with physical memory



pro: meets (i) & (iii)


-ve: ~~fitting~~ (ii) is not met. — context extends to memory region

— spatial usage related inefficiency.

design 1:

```
int *p;
while (1)
    (*p++) = 0;
```

n:1 processes



pro: improving on (ii)

-ve: restricts per process range not zero-starting.

design 2:

① decouple the process view from physical memory

└ address space abstraction

└ addressable memory range of each process.


└ 0 _____ max.

② base & bound registers ~ CPU

└ how supported.

↑
Start physical
address for
a process


max. offset
of the process.



design 3: segmentation.

~ break process view segments for allocation.

~ 4 segments, individually allocated memory.



mov 0x00001619, 23

mov 0x11584310, 27

