

⑧ memory virtualization, the address space abstraction

base & bounds based mapping.

→ segmentation

→ paging

use changes the granularity of all & memory mgmt to be that of a page

every process has



a 0-starting

linear contiguous

till max addr.

a memory region.


process address space



seq. of contiguous finite sized addresses


segmentation

VA:




segment table — 4 entries

process address space



paging


VA:



→ page table — needs 2^{20} entries (contiguous).

⊗ multi-level page tables
hierarchical.

page size
4KB



HW redo above
w/ pte of size 8 bytes.

⊗ H/w assistance of paging

(i) CPU mode to enable/disable paging

— CR0 ^{x86}

(ii) register to store pgdir

— CR3

~ phy. address
of the pagetable
directory

(iii) MMU which can lookup
the page table

for mapping/translation

(*)

$p = \text{malloc}(\text{size of}(\text{int}) * 4096);$ — a call indicating to the OS about processes intent to use addresses / region of its address space.

$*p = 23;$

(i) VA to PA mapping exists?

— mmu can lookup mapping & access the PA for the VA — returns a

(ii) no mapping in page table

— page fault (~~stop~~ interrupt) implicit slow

virtual address to process (start region)

— page fault handler — faulting address — CR2 (VA)
check is VA is valid

— find (a) free physical page

— add mapping to page table

— return from handler


— re access the VA.

large page alloc.

$\text{malloc}(100)$
↓
strk — sys call

Kernel.


— return val. SZ_1
— top = $SZ_1 + 100$
address space mgmt.



set up page table mapping

(*) pte (what is?)

4 ~~bytes~~ bytes



pte (flags)

info about the page table entry.

R — read

W — written

U — user

P — present

V — valid

E — execute

— accessed & manipulated by MMU & the OS.

(*) demand paging

Swapping — $P=0$
 $V=1$