

Lecture 4

CS 695

Design of VMMs / Hypervisors.

recap:

① Native: OS is the owner of all resources.
- interrupts, LDE, system calls.

② challenges to VMM design.

- who is the owner? ownership resolution question.

* Design principles of VMMs.

Popek & Goldberg 1974

- (i) efficiency - min. VMM overheads.
- (ii) resource control - VMM is the owner of all resources.
- (iii) equivalence - appl's. should execute identically on VMs & PMs.

* # Types of VMMs.

① Base-metal vs. Hosted
(vmware, xen) (qemu-kvm, virtualbox)
Type 1 Type 2

② Full-virtualization vs. Para-virtualization
- Guest OS is unaware of the VMM (vmware, ~~xen~~) virtualbox
- Guest OS "knows" about the VMM (xen & kvm)

Design 1: trap-and-emulate

	<u>Native</u>	<u>VMM</u>	
Ring 3	App	App	3
		OS	1
Ring 0	OS	VMM	0


PCs with x86.

e.g: from VM, Guest OS writes to CR3 with a value
- `ld CR3 — MPL: 0`


⇒ trap! CPL=1

— s/w to mode PL 0 & jmp to trap handler

— inside handler — "check" update value, modify it, write it.



- return to Guest OS. - yodhoo!



(ii) write to the IDTR.

- trap to VMM
- check for range
- modify / update from virtualized addr. to real addr
- make a note of $\langle IDTaddr: VM \rangle$

(*) trap - and - emulate
(virtualization handling).

$CPL > \begin{matrix} MPL \\ RPL \end{matrix}$ of instruction.

given an ISA.

P: set of privileged instructions
generate a trap when $CPL > \underline{RPL}$

S: set of sensitive instructions. - which effect system/execution state.

- $RPL = 0$
- $S \subset P$

(*) x86 historically was developed w/o the VMM use-case.

eg: (i) popf ~ pops a word from the stack
and writes to the .flags register (eflags).

- one of the bits is used to enable (disable) interrupts.

needs $PL=0$ for correct semantics.

$CPL \neq 0 \Rightarrow \text{NOP!}$

= 17 or more x86 instructions which are not virtualizable.

$\Rightarrow$ do not generate a trap on $CPL > 0$

(ii) sidt ~ reads the IDTR into mem. addr/regs.

└ works even if $PL > 0$

- Guest OS read succeeds $\Rightarrow IDT_G \neq IDTR$

$\Rightarrow$ knows about the hypervisor's IDT.

(iii) $PL > 0$ read

code segment reg.

to ~~not~~ determine CPL.

guest OS $CPL > 0$


Design 2: Scan-and-patch (vmware)
binary translation

- scan instructions for critical instructions
streams └ ins but not in P.

- replace w/ explicit trap to VMM.

= make critical inst. privileged!

└ let trap-and-emulate take over.



(i) each block scanned
before execution on CPU

(ii) scan & cache multiple pts blocks

- efficiency (?)
- resource control ✓
- equivalence ✓

③ Design 3 : Para-virtualized CPU. virtualization.