

* Design of VMMs

- 25th Jan 11.59 pm
(Saturday)

~ Popek & Goldberg (virtualization principles)

efficiency, resource, equivalence.
Control

Design 0: trap-and-emulate
(OS-inspired)

CPU virtualization
for VMs

baremetal
OS
Apps

VMM
Apps

ring / privilege level
3 ~ lowest PL

OS

OS
VMM

1
0 ~ highest PL

example.

(i) guest OS → lcr3 %eax
lcr3 %mem

← load cr3
w/ contents
of cr3 regs.

traps guest OS execution
as PL does not match

falls to trap handler in PL 0
switches

validations, modifications to the update.

Virtualization
interception
for
checks &
translation

CR3 — source — guest OS, non guest OS
memory

bound check on cr3/address

translate the address to another address.

(ii) set interval timer

(iii) write to IDTR register

(iv) timer interrupt

controls the time quantum
of process on CPU

on trap

⊛ yohoo! CPU virtualization done!

VM may decide to
write a partial value.

No!

↳ set of instructions that do not generate
a trap when priv PL on CPU does not match.

example

(i) popf

— pops ~~current~~ ^{top} of stack and
writes to FLAGS register

9th bit of the FLAGS reg.

is IF ~ interrupt flag enable/disable interrupts.

when guest OS is a Ring 1

popf ⇒ nop and no trap.

(ii) sldt sgdt sldt

↳ works w/ Ring 1

~ 17 instructions of the x86 ISA that
were not virtualizable.

Design of VMMs. (Categorization)

- | | | | |
|---|---|----|---|
| ① | Base-metal hypervisors.
(Type 1) vmware, xen | vs | Hosted VMMs
(Type 2) virtualbox, kvm |
| ② | Full virtualization
(interface to OS is same
as bare-metal) | vs | Para-virtualization
(OS knows that it is on
a VM)
& makes VMM-specific changes
to itself. |
-

Design 1 : Scan-and-patch / binary translation
(vmware) — full virtualization

- at start/end of each basic code block
- scan for critical instructions (sensitive but ^{do} not generate trap)
- replace instruction w/ a trap
- make critical instruction privileged
- handle critical instⁿ in trap handler

