


⊕ CPU virtualization for VMs.

designs : ① trap-and-emulate — ✗

② binary translation / scan-and-patch ✓

avoid critical instructions via explicit scan & replace.

full virtualization ~ did ^{not} need any to modifications in the OS.



Design 2: PV approach (para-virtualized solⁿ). Xen

- OS is aware of being in a VM.
- avoids making any critical updates
- all system config access/update is explicit and critical via an interface.
- hypercalls ~ interfaces & imp^{ts} of services of the hypervisor.


```

popf: → hc_cpuconfig( → );
hc_update_pgtable(va, pa, pg2);
    { hc_lcr3( );
    
```

Design 3: Hardware-assisted CPU virtualization

- Intel VT-x, AMD-V

- vmx mode of CPU operation




VMCS — virtual machine configuration set


- guest area } save & restore context
- host area }
- VM execution control fields ~ when to exit?
- VM entry control fields ~ config. on VM schedule
- VM exit control fields ~ what exit info. should be stored?
- VM exit information } actual exit info.

⊗ per VM VMCS ⊕ VMCALL — similar to hypercall.

the CPU uses an active VMCS per ~~it~~ scheduled VM.





memory virtualization for VMs



② gva: $\begin{cases} \text{uva} \sim \text{user virtual addresses} \\ \text{kva} \sim \text{kernel virtual address} \end{cases}$

x86. CR0 — bit 31 — paging } when enabled
 bit 0 — protected } all CPU addresses
 are interpreted as virtual.

④



Q

challenge!

↳ single VMM $\Rightarrow$ single translation

but we need two translations.