


# CS 219

# Lecture 15

## # memory management



the address space abstraction

# paging ~ every address issued by the CPU is treated as a virtual address.

- paging enabled / mode of the CPU

- real mode vs. ~~paging mode~~ protected

all addresses on CPU are physical addresses

all addresses are virtual addresses.

& needs translation.

Control registers bit to enable & disable real mode x86: segmentation and/or paging

① Labquiz 2

21<sup>st</sup> Feb.

Sat.

1:30 pm




② Midsem

22<sup>nd</sup> Feb.


Sun.

8 am



# page table is the translation metadata.



VA:



VA:




## # pte flags

LSB bits of a PTE

32-bit PTEs, 20 bits of MSB point to start of page

12 LSB bits are the flags.



MMU: the ISA h/w translator

└ given a VA

└ uses loc<sup>n</sup>. of pgdir  
for pg table walk

└ use offset of VA  
+ pte flags

→ to interpret PTE

& proceed to  
next level of page table.

↙ or not & raise an  
exception/interrupt!  
⇒ page fault!

x86

risc v

CR3


SATP

①


`int *p = malloc (size of (int) * 100);`

`p = 0x8000;`  
`pid = fork ();`  
↑ virtual address

`if (pid != 0) *p = 23;`



malloc  
system call → sbrk (size) user mode



kernel

sbrk { check if address space has space/addressed for requested size  
if yes, choose a va-range, mark as used  
return start of va-range

set the valid & present bits to 1 in the corresponding PTE  
} update/build va-range to PA address mappings in the page table.