


(i) race condition



- (i) multiple threads of execution
- (ii) "race" among threads to
 - read - modify - write
 - compare
 - check
 values in shared memory region.
- ⇒ non-deterministic outputs / updates
- ⇒ depends on timing of accesses!

atomicity property to hold

+ all or nothing property


+ serializable or mutual exclusion manner

synchronization primitives

aim to provide mutual exclusion.

Q

how to design these primitives.



①

```

system call + system call
}           }
read()

```

- on read kernel sends request to disk
- switches to another process which makes a system call
- ⇒ ^{can} lead to violation of mutual exclusion.

T₁ }

sys-read()

```

{
  // num. of bytes to read
  nbr = 1024;
  for(i=0; i < #nbr/512; i++)
    issueread(i, device);

```

hit disk

T₂ }

sys-read()

nbr = 512; *

read(fd, buf, size)

①# disable pre-emption

- ~ no switching
- ~ run system call to completion.

pro: will work on single CPUs
 - efficient for "quick" system calls.

res: ~ non work-conserving / inefficient
 ~ does not apply to multi-CPU's!

② disable interrupts

system call + (device) interrupts

- disable interrupts

- execute system calls to completion -

- same res as ①



↳ does not apply to multi-CPU

↳ disabling interrupts

↳ losing interrupts!

③ Build primitives w/

ISA + OS



lock variable

Q what is a lock?

- is a memory variable / locⁿ.

- L = 0 - available

- L = 1 - taken

~ how to design a lock?


getlock(L) {

one-shot
needs some
primitive
support
for
retry.

```

    if (L == 0) {
        L = 1;
        return TRUE;
    } else {
        return false;
    }
  
```

critical section



unlock(L) {

```


    L = 0;
  }
  
```

- (i) multiple 'C' instructions
- (ii) single C instruction
- (iii) single ISA instruction

multiple
ISA
instructions

can
be
non-atomic!

fetch-decode-execute pipeline



x86 provides a primitive to serialize the address bus.

```
lock; inc(%addr)
```

locking address bus
till instruction retires
finishes.