line decor
  
line decor
 
 
 
 

 
 
JOB OPENINGS
Post Doc Positions @GNL

The Gigabit Networking Lab at IIT Bombay conducts research in next generation high-speed network platforms. With funding from 6 major vendors, 2 providers, government and the army, GNL is actively seeking fill 2 post doc positions for prototype and product development. These positions are available for 1-2 years and can be extended based on mutual interest. GNL has had significant industry output in terms of concentrated research and development. We provide a vibrant research group that faciltiates collaboration, innovation and enterprenuership.

The candidate must have a Ph.D degree and must have demonstrated research through peer reviewed papers. The candidate must be willing to also be hands-on in the lab - either on software (coding) or hardware (prototyping). The candidate can demonstrate good leadership qualities by interacting with the Ph.D students in the lab.

FPGA/VLSI Designer (3 Positions)

Position Profile: We are currently seeking FPGA Design engineers for building technologies in advanced telecommunication applications.

Competencies: Areas of design, development, and test will involve one or more of the following areas:

  • Embedded Hardware Software design
  • High-speed serial interfaces (upto 10 Gbps), and other industry standard interfaces (e.g. 10/100/1000 Ethernet, 10G Ethernet, SPI, UART, QDRII+ SRAM, DDR2, DDR3)

Job Requirements

  • Development of FPGA specifications.
  • Development of detailed architectures.
  • Implementing algorithms in FPGA design using VHDL/VERILOG.
  • Instantiating synthesizable VHDL/VERILOG code applicable to large FPGA design.
  • Generating test bench code and providing code coverage applicable to a large instantiated FPGA design
  • Using tools such as Xilinx ISE, Synplicity (Synopsys), and ModelSim.
  • Trouble shooting and diagnostic/debug

Education/Experience: This position requires a BE/BTech degree and credited VHDL (preferred) or Verilog design, credited digital design coursework and relevant work experience.

Job Location: IIT Bombay, Mumbai

Job Type: Full Time

PCB Designer (2 Positions)

Position Profile: We are currently seeking PCB designers to design High speed FPGA based boards for advanced telecommunication applications.

PCB Design Tools: The work will be primarily carried out in OrCAD / Allegro

Competencies: Areas of design, development, and test will involve one or more of the following areas:

  • Schematics entry
  • Development of Symbol library
  • PCB layout and layout design verification
  • Signal Integrity testing
  • Multilayer PCB design

Job Requirements

  • Design and Testing of FPGA based boards.
  • PCB layout design for multilayer PCBs (8+ layers)
  • Study and understanding project specifications
  • Designing of analog/digital circuitry for the project
  • Schematic entry
  • Component footprint/library creation
  • Validating signal integrity, EMI, EMC etc.
  • Oversee PCB design reviews, checks and approvals processes prior to design release.
  • Coordinate quotation and ordering of prototype PCBs.
  • Resolve technical queries from PCB fabricators and contract manufacturers
 
 
 
 

Corning Outstanding Paper Nomination at OFC 2010
Our paper entitled "Cloud Computing over Light-Trail WDM Core Networks" has been nominated for Corning Outstanding Student Paper Award at OFC 2010

 

Broadband Services in India
Our paper on Broadband Services in India is covered on the front page of "The Hindu" one of India's leading newspapers. The article is here.

 

Patents
NINE new US Patents issued to  Dr. Ashwin Gumaste  and his collaborators, taking 2009 tally to 17 US patents.

 

IEEE Prism Newsletter

IEEE ComSoc ONTC Newsletter PRISM is out: www.ontc-prism.org.